JPH0434228B2 - - Google Patents

Info

Publication number
JPH0434228B2
JPH0434228B2 JP58161491A JP16149183A JPH0434228B2 JP H0434228 B2 JPH0434228 B2 JP H0434228B2 JP 58161491 A JP58161491 A JP 58161491A JP 16149183 A JP16149183 A JP 16149183A JP H0434228 B2 JPH0434228 B2 JP H0434228B2
Authority
JP
Japan
Prior art keywords
signal
output
phase
vertical synchronization
pcm
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58161491A
Other languages
Japanese (ja)
Other versions
JPS6052957A (en
Inventor
Takashi Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58161491A priority Critical patent/JPS6052957A/en
Publication of JPS6052957A publication Critical patent/JPS6052957A/en
Publication of JPH0434228B2 publication Critical patent/JPH0434228B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02—Control of operating function, e.g. switching from recording to reproducing

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Description

【発明の詳細な説明】 産業上の利用分野 本発明はビデオテープレコーダ(以下、VTR
と呼ぶ)、又はその一部を利用して標準テレビジ
ヨン信号に準拠したPCM信号を録音再生する
PCM録音再生装置において、VTRと互いに入出
力信号を接続されている標準状態でVTRが録音
あるいは再生かを自動的に検出判定して操作ミス
のない容易な使い方が行なえるようにする録音再
生自動判定装置に関するものである。
[Detailed Description of the Invention] Industrial Application Field The present invention relates to a video tape recorder (hereinafter referred to as a VTR).
), or a part thereof, to record and play back PCM signals compliant with standard television signals.
In a PCM recording and playback device, automatic recording and playback automatically detects and determines whether the VTR is recording or playing under standard conditions in which input and output signals are connected to the VTR, allowing easy operation without any operational errors. This invention relates to a determination device.

従来例の構成とその問題点 第1図はPCM信号の垂直区間、第2図は水平
区間を示す。一般にVTRでは、再生時には映像
出力にテープからの信号を出力し、停止あるいは
録画時には映像入力の信号をそのまま映像出力へ
出力している。従つて、標準状態ではこれら入出
力信号がPCM録音再生装置に接続されているの
で、PCM録音再生装置に入力されてくるデータ
信号と自ら送り出しているデータ信号が同じであ
るか、又は異なつているかを従来ではビツト単位
で比較されており、それだけ精度の点で正確な判
定装置が必要であつた。しかし、このようにビツ
ト単位でかつタイミングを問題にして設計された
場合には、判定機能のないLSI等を使用する時に
は外部回路によつて複雑なタイミングを作り出す
必要があり、構成が非常に複雑になるものであ
る。
Configuration of conventional example and its problems FIG. 1 shows the vertical section of a PCM signal, and FIG. 2 shows the horizontal section. In general, a VTR outputs the signal from the tape to the video output during playback, and outputs the video input signal as is to the video output when stopping or recording. Therefore, in the standard state, these input/output signals are connected to the PCM recording/playback device, so it is difficult to determine whether the data signal input to the PCM recording/playback device is the same as the data signal it is sending out or is different. Conventionally, the comparison was made bit by bit, which required a highly accurate determination device. However, when designing on a bit-by-bit basis with timing as an issue, it is necessary to create complex timing using an external circuit when using an LSI without a judgment function, resulting in a very complex configuration. It is something that becomes.

発明の目的 本発明はこの検出判定を簡単な構成で、しかも
高い精度を必要としない録音再生自動判定装置を
提供することを目的とするものである。
OBJECTS OF THE INVENTION It is an object of the present invention to provide an automatic recording/playback determination device that has a simple configuration and does not require high precision for this detection determination.

発明の構成 本発明の録音再生自動判定装置は、標準テレビ
ジヨン信号に準拠したPCM信号中の垂直同期信
号を分離する第1の垂直同期分離手段と、電圧制
御発振器の出力を分周する分周手段と、この分周
手段と前記垂直同期分離手段の両出力の位相を比
較して位相に応じた長さの位相差パルスを出力す
る第1の位相比較手段と、この第1の位相比較手
段出力をハイカツトして前記電圧制御発振器の発
振周波数を制御する第1の低域通過フイルタ手段
と、前記電圧制御発振器の出力信号を入力として
PCM信号を発生するPCM信号発生手段と、この
PCM信号発生手段出力のPCM信号中の垂直同期
信号を分離する第2の垂直同期信号分離手段と、
第1、第2の垂直同期信号分離手段出力の両信号
の位相を比較して位相差に応じた長さの位相差パ
ルスを出力する第2の位相比較手段と、この第2
の位相比較手段出力をハイカツトする第2の低域
通過フイルタ手段とを設け、第2の低域通過フイ
ルタ手段の出力信号を録再判定出力としたことを
特徴とする。
Structure of the Invention The recording/playback automatic determination device of the present invention comprises a first vertical synchronization separating means for separating a vertical synchronizing signal in a PCM signal conforming to a standard television signal, and a frequency dividing means for dividing the output of a voltage controlled oscillator. means, a first phase comparison means for comparing the phases of both outputs of the frequency dividing means and the vertical synchronization separation means and outputting a phase difference pulse having a length corresponding to the phase; and this first phase comparison means. first low-pass filter means for high-cutting the output to control the oscillation frequency of the voltage-controlled oscillator; and receiving the output signal of the voltage-controlled oscillator as an input.
PCM signal generation means for generating a PCM signal;
a second vertical synchronization signal separation means for separating the vertical synchronization signal in the PCM signal output from the PCM signal generation means;
a second phase comparing means for comparing the phases of both signals output from the first and second vertical synchronizing signal separating means and outputting a phase difference pulse having a length corresponding to the phase difference;
A second low-pass filter means for high-cutting the output of the phase comparison means is provided, and the output signal of the second low-pass filter means is used as a recording/reproduction determination output.

実施例の説明 以下、本発明の一実施例を第3図〜第6図に基
づいて説明する。第3図は本発明のブロツク図を
示す。1はVTRの映像出力から送られてくる
PCM信号中より垂直同期を分離する第1の垂直
同期分離回路で、PCM信号をあるレベルでスラ
イスしてそれを積分して垂直同期信号を得てい
る。2は後述の電圧制御発振器の出力を分周して
フイールド信号を発生する分周器、3は第1の位
相比較機で、第1の垂直同期分離回路1の出力信
号と分周器2の出力信号とを位相比較して、その
位相差に従つて長さがかわる位相差パルスを発生
する。4は第1の位相比較機3出力の位相差パル
スを積分して直流に変換する第1の低域通過フイ
ルタ〔以下、第1のLPFと称す〕、5は第1の
LPF4からの直流出力に従つて発振周波数が制
御される電圧制御発振器〔以下、VCOと称す)
で、出力信号は前述のように分周器2の入力信号
になつている。従つて、1〜5によつて位相同期
ループ〔以下、PLLと称す)が構成されている。
6はVCO5の出力信号を入力としてPCM信号を
発生するPCM信号発生器、7はPCM信号発生器
6の出力の垂直同期を分離する第2の垂直同期分
離回路、8は第1、第2の垂直同期分離回路1,
7の両出力を垂直同期信号の位相を比較して位相
差に応じた長さの位相差パルスを発生する第2の
位相比較器、9は第2の位相比較器、9は第2の
位相比較器8の出力を直流に変換する第2の低域
通過フイルタ〔以下、第2のLPFと称す〕で、
この出力が録再判定出力となる。
DESCRIPTION OF EMBODIMENTS An embodiment of the present invention will be described below with reference to FIGS. 3 to 6. FIG. 3 shows a block diagram of the invention. 1 is sent from the video output of the VTR.
The first vertical synchronization separation circuit separates vertical synchronization from the PCM signal, which slices the PCM signal at a certain level and integrates it to obtain a vertical synchronization signal. 2 is a frequency divider that divides the output of a voltage controlled oscillator (described later) to generate a field signal; 3 is a first phase comparator that divides the output signal of the first vertical synchronization separation circuit 1 and the frequency divider 2; A phase difference pulse is generated whose length changes according to the phase difference by comparing the phase with the output signal. 4 is a first low-pass filter (hereinafter referred to as the first LPF) that integrates the phase difference pulse output from the first phase comparator 3 and converts it into direct current; 5 is the first low-pass filter;
Voltage controlled oscillator (hereinafter referred to as VCO) whose oscillation frequency is controlled according to the DC output from LPF4
The output signal is the input signal of the frequency divider 2 as described above. Therefore, 1 to 5 constitute a phase locked loop (hereinafter referred to as PLL).
6 is a PCM signal generator that generates a PCM signal by inputting the output signal of VCO 5; 7 is a second vertical synchronization separation circuit that separates vertical synchronization of the output of PCM signal generator 6; 8 is a first and second vertical synchronization separation circuit; Vertical synchronization separation circuit 1,
A second phase comparator that compares the phase of the vertical synchronization signal of both outputs of 7 and generates a phase difference pulse with a length corresponding to the phase difference; 9 is a second phase comparator; 9 is a second phase A second low-pass filter (hereinafter referred to as the second LPF) converts the output of the comparator 8 into direct current.
This output becomes the recording/reproduction determination output.

第4図は再生時の各部のタイミングを示す。
VTRからのPCM信号aの垂直同期を分離した前
記第1の垂直分離回路1の出力信号bであり、こ
のbと分周器2出力のフイールド信号cとを位相
比較してVCO5の出力に基づいてフイールド信
号cとPCM信号発生器6出力にPCM出力信号d
がつくられ、第2の垂直同期分離回路7出力には
信号eが発生する。入出力のPCM信号中の垂直
同期信号bとeの位相比較する前記第2の位相比
較器8の出力の差信号がfで、第2の位相比較器
8は再生時には前述のPLLがロツク状態である
ため一定差出力をだし続ける。従つて、この信号
を積分して直流に変換することで再生状態である
ことを支持できる。
FIG. 4 shows the timing of each part during reproduction.
This is the output signal b of the first vertical separation circuit 1 which separates the vertical synchronization of the PCM signal a from the VTR, and this b is phase-compared with the field signal c of the frequency divider 2 output, and based on the output of the VCO 5. field signal c and PCM output signal d to the PCM signal generator 6 output.
is generated, and a signal e is generated at the output of the second vertical synchronization separation circuit 7. The difference signal of the output of the second phase comparator 8 which compares the phases of the vertical synchronization signals b and e in the input and output PCM signals is f, and the second phase comparator 8 keeps the aforementioned PLL in the locked state during playback. Therefore, it continues to output a constant difference output. Therefore, by integrating this signal and converting it into direct current, it is possible to support the regeneration state.

第5図は録音時への移行時のタイミングを示
す。この時は、自分を出力した信号でもつて
PLLループをまわり続けてロツク状態になるこ
とができず、VCO5の発振限度の上限あるいは、
下限の周波数になり、それに見合つた差信号出力
第5図fとなり、明らかに再生時の一定差出力信
号と異なることなり、再生ではなく録音状態であ
ることを指示できる。この時は、PCM録音再生
装置においては、VCO5のかわりクリスタル発
振器に切り替えられて、標準フオーマツトの
PCM信号を発生するようになる。その場合のタ
イミングを第6図に示す。この時のfの差出力も
また第4図のものとは、異なるので、再生状態で
ないことを指示できる。
FIG. 5 shows the timing of transition to recording. At this time, even the signal that outputs itself is turned on.
The PLL loop cannot continue to go around the lock state, and the oscillation limit of VCO5 is reached or
The frequency reaches the lower limit, and a corresponding difference signal is output as shown in FIG. At this time, the PCM recording and playback device switches to a crystal oscillator instead of VCO5, and the standard format
Now generates PCM signals. The timing in that case is shown in FIG. Since the difference output of f at this time is also different from that shown in FIG. 4, it can be indicated that it is not in the reproducing state.

発明の効果 以上説明のように本発明の録音再生自動判定装
置によると、入力されてくるPCM信号中より第
1図に示す垂直同期区間を分離したものと、また
自から出力しているPCM信号中の第1図に示す
タイミングで発生しているフイールド信号と位相
同期ループをかけ、その時の入力されてくる垂直
同期信号と出力しているPCM信号中の垂直同期
信号との相対関係を見て、その時のモードが録音
か再生かを判定するようにしたため、入出力の
PCM信号中の垂直同期信号の位相差をみること
によつて録音再生の判定をすることができ、一連
のPLLループは、一般に位相ロツクをかけてマ
スタークロツクを発生するために主に使われてお
り本発明は、そのループを利用することによつ
て、かつビツト単位ではなく位相差のみをみるだ
けで良くなり簡単な回路構成を実現でき、PCM
録音再生装置の自動制御が行なわれ、操作ミス等
のない確実な動作を提供できるものである。
Effects of the Invention As explained above, according to the automatic recording/playback determination device of the present invention, the vertical synchronization section shown in FIG. 1 is separated from the input PCM signal, and the PCM signal output from itself Apply a phase-locked loop to the field signal generated at the timing shown in Figure 1, and look at the relative relationship between the vertical sync signal input at that time and the vertical sync signal in the output PCM signal. , since the current mode is determined as recording or playback, the input/output
Recording and playback can be determined by looking at the phase difference of the vertical synchronization signal in the PCM signal, and a series of PLL loops are generally used mainly to generate a master clock by applying phase lock. By utilizing this loop, the present invention can realize a simple circuit configuration by looking at only the phase difference instead of the bit unit.
The recording and reproducing device is automatically controlled and can provide reliable operation without any operational errors.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はPCM信号の垂直区間の波形図、第2
図はPCM信号水平区間の波形図、第3図は本発
明の一実施例のブロツク図、第4図は再生時の第
3図の各部のタイミング図、第5図は再生時から
録音時への移行時の第3図のタイミング図、第6
図は録音時の各部タイミング図である。 1……第1の垂直同期分離回路、2……分周
器、3……第1の位相比較器、4……第1の
LPF、5……VCO、6……PCM信号発生器、7
……第2の垂直同期分離回路、8……第2の位相
比較器、9……第2のLPF。
Figure 1 is a waveform diagram of the vertical section of the PCM signal, Figure 2 is a waveform diagram of the vertical section of the PCM signal.
The figure is a waveform diagram of the PCM signal horizontal section, Figure 3 is a block diagram of an embodiment of the present invention, Figure 4 is a timing diagram of each part of Figure 3 during playback, and Figure 5 is from playback to recording. Timing diagram of Fig. 3 during transition of , Fig. 6
The figure shows the timing diagram of each part during recording. 1... First vertical synchronization separation circuit, 2... Frequency divider, 3... First phase comparator, 4... First
LPF, 5...VCO, 6...PCM signal generator, 7
...Second vertical synchronization separation circuit, 8...Second phase comparator, 9...Second LPF.

Claims (1)

【特許請求の範囲】[Claims] 1 標準テレビジヨン信号に準拠したPCM信号
中の垂直同期信号を分離する第1の垂直同期分離
手段と、電圧制御発振器の出力を分周する分周手
段と、この分周手段と前記垂直同期分離手段の両
出力の位相を比較して位相に応じた長さの位相差
パルスを出力する第1の位相比較手段と、この第
1の位相比較手段出力をハイカツトして前記電圧
制御発振器の発振周波数を制御する第1の低域通
過フイルタ手段と、前記電圧制御発振器の出力信
号を入力としてPCM信号を発生するPCM信号発
生手段と、このPCM信号発生手段出力のPCM信
号中の垂直同期信号を分離する第2の垂直同期信
号分離手段と、第1、第2の垂直同期信号分離手
段出力の両信号の位相を比較して位相差に応じた
長さの位相差パルスを出力する第2の位相比較手
段と、この第2の位相比較手段出力をハイカツト
する第2の低域通過フイルタ手段とを設け、第2
の低域通過フイルタ手段の出力信号を録再判定出
力とした録音再生自動判定装置。
1. A first vertical synchronization separation means for separating a vertical synchronization signal in a PCM signal conforming to a standard television signal, a frequency division means for dividing the output of a voltage controlled oscillator, and this frequency division means and the vertical synchronization separation means. a first phase comparison means for comparing the phases of both outputs of the means and outputting a phase difference pulse having a length corresponding to the phase; and a first phase comparison means for outputting a phase difference pulse having a length corresponding to the phase; a PCM signal generating means for generating a PCM signal by inputting the output signal of the voltage controlled oscillator; and separating a vertical synchronization signal in the PCM signal output from the PCM signal generating means. a second vertical synchronizing signal separating means that compares the phases of both signals output from the first and second vertical synchronizing signal separating means and outputs a phase difference pulse having a length corresponding to the phase difference; A comparison means and a second low-pass filter means for high-cutting the output of the second phase comparison means are provided.
An automatic recording/playback determination device which uses an output signal of a low-pass filter means as a recording/playback determination output.
JP58161491A 1983-09-01 1983-09-01 Automatic sound recording and reproduction decider Granted JPS6052957A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58161491A JPS6052957A (en) 1983-09-01 1983-09-01 Automatic sound recording and reproduction decider

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58161491A JPS6052957A (en) 1983-09-01 1983-09-01 Automatic sound recording and reproduction decider

Publications (2)

Publication Number Publication Date
JPS6052957A JPS6052957A (en) 1985-03-26
JPH0434228B2 true JPH0434228B2 (en) 1992-06-05

Family

ID=15736079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58161491A Granted JPS6052957A (en) 1983-09-01 1983-09-01 Automatic sound recording and reproduction decider

Country Status (1)

Country Link
JP (1) JPS6052957A (en)

Also Published As

Publication number Publication date
JPS6052957A (en) 1985-03-26

Similar Documents

Publication Publication Date Title
US4812783A (en) Phase locked loop circuit with quickly recoverable stability
KR100260066B1 (en) Disc player
US6097255A (en) Phase locked loop circuit for eliminating impulses in output data which tend to produce malfunctions
JPS6014522A (en) Generator for clock signal synchronized with digital signal
JPH01307317A (en) Pll circuit
JP2698455B2 (en) Bit synchronization circuit
JP2840255B2 (en) Playback device
JP2884643B2 (en) Phase synchronous clock generator
KR100205291B1 (en) Control circuit for digital voice signal reproduction in a laser disc player
KR200144434Y1 (en) Disc Motor Rotation Control Circuit of Laser Disc Player
JPH0247653Y2 (en)
JP2556542B2 (en) Synchronous circuit
JP2791309B2 (en) Clock generator
JP3263886B2 (en) Time axis compensation apparatus and method
JP3462896B2 (en) Synchronous signal generator for EFM signal
JP2764579B2 (en) High-speed tracking PLL device
JPH0773369B2 (en) Time axis error correction device
JPS6356083A (en) Video signal recording and reproducing device
JPH09172603A (en) SD-VCR frame pulse generator
JPH0620287B2 (en) Video recording / playback device
JPH07122959B2 (en) Digital I/O Interface
JPH08147898A (en) PLL
JPH0778958B2 (en) Time axis control device
JPS63114492A (en) Sound multiplex magnetic recording and reproducing device
JPH0530478A (en) Clock generation circuit