JPH04351764A - Magnetic disk device - Google Patents

Magnetic disk device

Info

Publication number
JPH04351764A
JPH04351764A JP3124225A JP12422591A JPH04351764A JP H04351764 A JPH04351764 A JP H04351764A JP 3124225 A JP3124225 A JP 3124225A JP 12422591 A JP12422591 A JP 12422591A JP H04351764 A JPH04351764 A JP H04351764A
Authority
JP
Japan
Prior art keywords
data
magnetic disk
processing device
write
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3124225A
Other languages
Japanese (ja)
Other versions
JP3281980B2 (en
Inventor
Fumio Ichikawa
文男 市川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP12422591A priority Critical patent/JP3281980B2/en
Publication of JPH04351764A publication Critical patent/JPH04351764A/en
Application granted granted Critical
Publication of JP3281980B2 publication Critical patent/JP3281980B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To promote the reliability of data by parity and to make the write processing time quickened and then to make the device unexpensive. CONSTITUTION:At the time of writing a data to a data storage part 280, an arithmetic circuit 250 and a nonvolatile memory 270 are controlled by a microprocessor 240 and a memory control part 260 controlled by the microprocessor 240, and an exclusive logic sum of a write data from a data transfer control part 220 to the data storage part 280 and a read data from the nonvolatile memory 270 are operated by the arithmetic circuit 250. As a result, a write operation to the nonvolatile memory 270 again is repeatedly performmed on the whole write data, so that parity is stored in the nonvolatile memory 270.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は固定データ長の磁気ディ
スク装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a fixed data length magnetic disk drive.

【0002】0002

【従来の技術】従来、この種の磁気ディスク装置を用い
るシステムでは、データの信頼性を高める為にエラー訂
正コードをデータの後に付加し、データエラーが発生し
た場合にはエラー訂正コードによってデータエラーを訂
正してホストシステムに送っていた。最近では、さらに
データの信頼性を高める為に、同一のデータを異なる磁
気ディスク装置に書込む二重書き方式やパリティ用磁気
ディスク装置をデータ用磁気ディスク装置とは別に設け
るパリティディスク方式等が採用されている。
[Prior Art] Conventionally, in a system using this type of magnetic disk drive, an error correction code is added after the data in order to improve the reliability of the data, and when a data error occurs, the error correction code is used to correct the data. was corrected and sent to the host system. Recently, in order to further improve data reliability, the dual write method, in which the same data is written to different magnetic disk devices, and the parity disk method, in which the parity magnetic disk device is separate from the data magnetic disk device, have been adopted. has been done.

【0003】0003

【発明が解決しようとする課題】しかし、上述した従来
の二重書き方式は全ディスク容量に対する有効ディスク
容量が半分しかなくコスト高になるという欠点があった
。また、従来のパリティディスク方式もパリティディス
クを磁気ディスク装置により実現していた為、クロスコ
ール接続であったとしてもパリティディスクでの競合が
発生し、同時処理ができないという欠点があった。さら
に、従来のパリティディスク方式では、パリティデータ
の書込み時、パリティディスク装置からデータを一旦読
出し、書込みデータと排他的論理和を実行後パリティデ
ィスク装置に書込まなければならない為に、書込み処理
時間が約2倍かかるという欠点があった。
However, the above-described conventional dual writing system has the disadvantage that the effective disk capacity is only half of the total disk capacity, resulting in high costs. In addition, since the conventional parity disk system also realized the parity disk using a magnetic disk device, there was a drawback that contention occurred on the parity disk even in a cross-call connection, and simultaneous processing could not be performed. Furthermore, in the conventional parity disk method, when writing parity data, the data must be read from the parity disk device, exclusive ORed with the written data, and then written to the parity disk device, which increases the write processing time. The drawback was that it took about twice as long.

【0004】0004

【課題を解決するための手段】本発明の磁気ディスク装
置は、データを磁気記憶するデータ記憶媒体と、磁気デ
ィスク処理装置との間の命令、実行結果及びデータの受
け渡しを行う磁気ディスク処理装置インタフェース手段
と、この磁気ディスク処理装置インタフェース手段を通
じて受取った命令を解読し実行結果を前記磁気ディスク
処理装置に対して送るマイクロプロセッサと、このマイ
クロプロセッサの指示により前記データ記憶媒体との間
のデータの受け渡しを行うデータ書込読出制御手段と、
前記マイクロプロセッサの指示により前記磁気ディスク
処理装置インタフェース手段と前記データ書込読出制御
手段との間のデータ転送制御を行うデータ転送制御手段
とを備えた磁気ディスク装置において、不揮発性の記憶
手段と、前記マイクロプロセッサの指示により前記記憶
手段の書込読出制御及びアドレス制御を行うメモリ制御
手段と、前記記憶手段からの読出データと前記データ転
送制御手段からの前記データ記憶媒体への書込データと
を前記マイクロプロセッサの指示により演算して演算結
果を前記記憶手段への書込データとする演算手段とを含
んでいる。
[Means for Solving the Problems] A magnetic disk device of the present invention has a magnetic disk processing device interface that exchanges instructions, execution results, and data between a data storage medium that magnetically stores data and a magnetic disk processing device. means, a microprocessor that decodes instructions received through the magnetic disk processing device interface means and sends execution results to the magnetic disk processing device, and transfers data between the data storage medium and the data storage medium according to instructions from the microprocessor. data writing/reading control means for performing;
A magnetic disk device comprising a data transfer control means for controlling data transfer between the magnetic disk processing device interface means and the data write/read control means according to instructions from the microprocessor, a non-volatile storage means; memory control means for controlling read/write and address control of the storage means according to instructions from the microprocessor; and read data from the storage means and data written to the data storage medium from the data transfer control means. and calculation means for performing calculations according to instructions from the microprocessor and writing the calculation results into the storage means.

【0005】前記記憶手段はバッテリバックアップ付の
揮発性メモリであってもよい。
[0005] The storage means may be a volatile memory with battery backup.

【0006】[0006]

【実施例】次に本発明について図面を参照して説明する
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings.

【0007】図1は本発明の一実施例を示すブロック図
である。
FIG. 1 is a block diagram showing one embodiment of the present invention.

【0008】本発明の一実施例である磁気のディスク装
置200は、磁気ディスク処理装置100との間の命令
、実行結果及びデータの受け渡しを行う磁気ディスク処
理装置インタフェース部210と、磁気ディスク処理装
置インタフェース部210を通じて受取った命令を解読
し、実行結果を磁気ディスク処理装置100に対して送
るマイクロプロセッサ240と、マイクロプロセッサ2
40の指示によりデータ記憶部280との間のデータの
受け渡しを行うデータ書込読出制御部230と、マイク
ロセプロセッサ240の指示により磁気ディスク処理装
置インタフェース制御部210とデータ書込読出制御部
230との間のデータ転送制御を行うデータ転送制御部
220とを備えた磁気ディスク装置に対して、マイクロ
プロセッサ240の指示によりメモリの書込読出制御及
びアドレス制御を行うメモリ制御部260と、メモリ制
御部260の制御にもとづいてデータの読出書込を行う
不揮発性メモリ270と、不揮発性メモリ270からの
読出データとデータ転送制御部220からのデータ記憶
部280への書込データとをマイクロプロセッサ240
の指示により演算し、その演算結果を不揮発性メモリ2
70への書込データとする演算回路250とを付け加え
て構成されている。
A magnetic disk device 200, which is an embodiment of the present invention, includes a magnetic disk processing device interface unit 210 that exchanges commands, execution results, and data with the magnetic disk processing device 100, and a magnetic disk processing device A microprocessor 240 that decodes instructions received through the interface unit 210 and sends execution results to the magnetic disk processing device 100;
A data write/read control unit 230 exchanges data with the data storage unit 280 according to instructions from the microprocessor 240, and a data write/read control unit 210 and the data write/read control unit 230 according to instructions from the microprocessor 240. A memory control unit 260 that performs memory write/read control and address control according to instructions from the microprocessor 240, and a memory control unit 220 that performs data transfer control between A non-volatile memory 270 reads and writes data based on the control of the microprocessor 260, and the microprocessor 240 reads and writes data from the non-volatile memory 270 and writes data from the data transfer control unit 220 to the data storage unit 280.
The calculation results are stored in the non-volatile memory 2.
It is configured by adding an arithmetic circuit 250 for writing data to 70.

【0009】次に本実施例の動作について、図2に示し
た演算回路250及び不揮発性メモリ270のブロック
図、図3に示した演算回路250及び不揮発性メモリ2
70のタイミングチャート、図4に示したデータ記憶部
280及び不揮発性メモリ270におけるデータ及びパ
リティの配置図を参照して、説明する。尚、本実施例の
におけるパリティPj(jは0〜nの整数、n+1=セ
クタ数)は同一シリンダ内の各ヘッドの同一セクタ同一
バイトのデータdij(iはヘッド番号、jはセクタ番
号)の排他的論理和をとったものとする。ただし、メモ
リ容量によって、排他的論理和を実施するデータの組合
せを変えることも可能である。
Next, regarding the operation of this embodiment, the block diagram of the arithmetic circuit 250 and nonvolatile memory 270 shown in FIG. 2, and the arithmetic circuit 250 and nonvolatile memory 2 shown in FIG.
This will be explained with reference to the timing chart of No. 70 and the arrangement of data and parity in the data storage section 280 and nonvolatile memory 270 shown in FIG. In this embodiment, the parity Pj (j is an integer from 0 to n, n+1 = number of sectors) is the data dij (i is the head number, j is the sector number) of the same byte in the same sector of each head in the same cylinder. It is assumed that the exclusive OR is taken. However, depending on the memory capacity, it is also possible to change the combination of data to perform the exclusive OR.

【0010】まず、本実施例の初期設定時の動作につい
て説明する。
First, the operation at the time of initial setting of this embodiment will be explained.

【0011】磁気ディスク処理装置インタフェース部2
10を通じてマイクロプロセッサ240は初期設定指示
を受取る。マイクロプロセッサ240では、この初期設
定指示により演算回路250に対する初期化イネーブル
信号1(図2番参照)を有効とした後、メモリ制御部2
60に対して不揮発性メモリ270の初期化指示(オー
ル0データの全アドレスへの書込み指示)を出す。これ
と前後して、データ記憶部280の記憶媒体のフォーマ
ット(全データ領域をオール0データで書込むこと)が
実施される為、全データ領域にわたって
Magnetic disk processing device interface section 2
10, microprocessor 240 receives initialization instructions. In the microprocessor 240, after validating the initialization enable signal 1 (see FIG. 2) for the arithmetic circuit 250 according to this initial setting instruction, the memory control unit 2
60 to initialize the nonvolatile memory 270 (instruction to write all 0 data to all addresses). Around this time, formatting of the storage medium of the data storage unit 280 (writing all 0 data to the entire data area) is carried out, so the entire data area is

【0012】0012

【0013】が成立することがわかる。It can be seen that the following holds true.

【0014】次にデータ記憶部280への書込み時の動
作について説明する。
Next, the operation when writing to the data storage section 280 will be explained.

【0015】マイクロプロセッサ240では上述した初
期設定が終了した時点で演算回路250に対する初期化
イネーブル信号1を無効とした後、データの書込み命令
が磁気ディスク処理装置100から送られてきた場合、
演算回路250でのデータ記憶部280への書込みデー
タ2と不揮発性メモリ270からの読出しメモリデータ
5との排他的論理和結果を再度不揮発性メモリ270に
貯蔵する様に、メモリ制御部260に対して指示を出す
。メモリ制御部260では、図3に示すとおり、不揮発
性メモリ270に対するチップイネーブル信号7を有効
にした後、アドレスの送出、ライトイネーブル信号6の
有効→無効化を実施し、データ記憶部280への全書込
みデータに対するこれら動作が終了した時点でチップイ
ネーブル信号7の無効化を行う。以上の動作により、前
述した式(1)が保たれることが容易に理解できる。
After the microprocessor 240 disables the initialization enable signal 1 to the arithmetic circuit 250 when the above-mentioned initialization is completed, when a data write command is sent from the magnetic disk processing device 100,
The memory control unit 260 is instructed to store the exclusive OR result of the data 2 written to the data storage unit 280 by the arithmetic circuit 250 and the memory data 5 read from the nonvolatile memory 270 in the nonvolatile memory 270 again. give instructions. As shown in FIG. 3, in the memory control unit 260, after enabling the chip enable signal 7 for the non-volatile memory 270, it sends an address and changes the write enable signal 6 from enable to disable, and then sends the address to the data storage unit 280. When these operations for all write data are completed, the chip enable signal 7 is invalidated. It can be easily understood that the above-mentioned operation holds the above-mentioned formula (1).

【0016】データ記憶部280からのデータ読取り時
には、式(1)が常に保たれる為、従来の磁気ディスク
装置におけると同様に読出しを実行すればよい。訂正不
可能な読出しエラーが発生した場合、データdklにお
いて訂正不可能な読出しエラーが発生したとして、デー
タdklを除くすべてのデータdilを不揮発性メモリ
270に順次読出し、
When reading data from the data storage unit 280, equation (1) is always held, so reading can be performed in the same manner as in conventional magnetic disk drives. When an uncorrectable read error occurs, it is assumed that an uncorrectable read error has occurred in data dkl, and all data dil except data dkl are sequentially read into the nonvolatile memory 270,

【0017】[0017]

【0018】を順次計算後、求められたdklをデータ
記憶部280に書込み、処理を終了する。
After sequentially calculating dkl, the obtained dkl is written into the data storage section 280, and the process is terminated.

【0019】なお、本実施例における不揮発性メモリ2
70のかわりにバッテリバックアップ付の不揮発性メモ
リを用いても同じ効果を得ることができる。
Note that the nonvolatile memory 2 in this embodiment
The same effect can be obtained by using a nonvolatile memory with battery backup instead of 70.

【0020】[0020]

【発明の効果】以上説明したように本発明は、従来の磁
気ディスク装置に対して、不揮発性の記憶手段と、この
記憶手段の読出書込制御及びアドレス制御を行うメモリ
制御手段と、記憶手段出力と磁気記憶媒体への書込みデ
ータとの演算を実施する演算手段とを追加することによ
り、信頼性及び処理性能がすぐれた磁気ディスク装置を
安価に提供できる効果がある。
As explained above, the present invention provides a conventional magnetic disk drive with a non-volatile storage means, a memory control means for controlling read/write and address control of the storage means, and a storage means. By adding a calculation means for performing calculations on the output and the data written to the magnetic storage medium, it is possible to provide a magnetic disk device with excellent reliability and processing performance at a low cost.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例である磁気ディスク装置20
0のブロック図である。
FIG. 1: A magnetic disk device 20 which is an embodiment of the present invention.
0 is a block diagram of 0.

【図2】図1における演算回路250及び不揮発性メモ
リ270のブロック図である。
FIG. 2 is a block diagram of an arithmetic circuit 250 and a nonvolatile memory 270 in FIG. 1.

【図3】図2に示す部分のタイミングチャートである。FIG. 3 is a timing chart of the portion shown in FIG. 2;

【図4】図1のデータ記憶部280及び不揮発性メモリ
270におけるデータ及びパリティの配置を説明するた
めの図である。
4 is a diagram for explaining the arrangement of data and parity in the data storage unit 280 and nonvolatile memory 270 of FIG. 1. FIG.

【符号の説明】[Explanation of symbols]

100    磁気ディスク処理装置 200    磁気ディスク装置 210    磁気ディスク処理装置インタフェース部
220    データ転送制御部 230    データ書込読出制御部 240    マイクロプロセッサ 250    演算回路 260    メモリ制御部 270    不揮発性メモリ 280    データ記憶部 251    ANDOR回路 252    排他的論理和回路。
100 Magnetic disk processing device 200 Magnetic disk device 210 Magnetic disk processing device interface section 220 Data transfer control section 230 Data write/read control section 240 Microprocessor 250 Arithmetic circuit 260 Memory control section 270 Non-volatile memory 280 Data storage section 251 ANDOR circuit 252 Exclusive OR circuit.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】  データを磁気記憶するデータ記憶媒体
と、磁気ディスク処理装置との間の命令、実行結果及び
データの受け渡しを行う磁気ディスク処理装置インタフ
ェース手段と、この磁気ディスク処理装置インタフェー
ス手段を通じて受取った命令を解読し実行結果を前記磁
気ディスク処理装置に対して送るマイクロプロセッサと
、このマイクロプロセッサの指示により前記データ記憶
媒体との間のデータの受け渡しを行うデータ書込読出制
御手段と、前記マイクロプロセッサの指示により前記磁
気ディスク処理装置インタフェース手段と前記データ書
込読出制御手段との間のデータ転送制御を行うデータ転
送制御手段とを備えた磁気ディスク装置において、不揮
発性の記憶手段と、前記マイクロプロセッサの指示によ
り前記記憶手段の書込読出制御及びアドレス制御を行う
メモリ制御手段と、前記記憶手段からの読出データと前
記データ転送制御手段からの前記データ記憶媒体への書
込データとを前記マイクロプロセッサの指示により演算
して演算結果を前記記憶手段への書込データとする演算
手段とを含むことを特徴とする磁気ディスク装置。
1. A magnetic disk processing device interface means for exchanging commands, execution results, and data between a data storage medium that magnetically stores data and a magnetic disk processing device, and a magnetic disk processing device interface means for receiving instructions, execution results, and data through the magnetic disk processing device interface means. a microprocessor that decodes the commands and sends execution results to the magnetic disk processing device; a data write/read control unit that transfers data to and from the data storage medium according to instructions from the microprocessor; A magnetic disk device comprising a data transfer control means for controlling data transfer between the magnetic disk processing device interface means and the data write/read control means according to instructions from a processor, a non-volatile storage means; memory control means for controlling read/write and address control of the storage means according to instructions from a processor; A magnetic disk device characterized by comprising: arithmetic means for performing arithmetic operations according to instructions from a processor and writing the arithmetic results to the storage means.
【請求項2】  前記記憶手段はバッテリバックアップ
付の揮発性メモリであることを特徴とする請求項1記載
の磁気ディスク装置。
2. The magnetic disk device according to claim 1, wherein the storage means is a volatile memory with battery backup.
JP12422591A 1991-05-29 1991-05-29 Magnetic disk drive Expired - Lifetime JP3281980B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12422591A JP3281980B2 (en) 1991-05-29 1991-05-29 Magnetic disk drive

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12422591A JP3281980B2 (en) 1991-05-29 1991-05-29 Magnetic disk drive

Publications (2)

Publication Number Publication Date
JPH04351764A true JPH04351764A (en) 1992-12-07
JP3281980B2 JP3281980B2 (en) 2002-05-13

Family

ID=14880094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12422591A Expired - Lifetime JP3281980B2 (en) 1991-05-29 1991-05-29 Magnetic disk drive

Country Status (1)

Country Link
JP (1) JP3281980B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005003952A1 (en) * 2003-07-07 2005-01-13 Hitachi Ulsi Systems Co., Ltd. Storage device and storage system
JP2006302315A (en) * 2003-07-07 2006-11-02 Hitachi Ulsi Systems Co Ltd Storage device and storage system
CN100409164C (en) * 2003-07-07 2008-08-06 日立超大规模集成电路系统株式会社 Storage System

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005003952A1 (en) * 2003-07-07 2005-01-13 Hitachi Ulsi Systems Co., Ltd. Storage device and storage system
JP2006302315A (en) * 2003-07-07 2006-11-02 Hitachi Ulsi Systems Co Ltd Storage device and storage system
CN100409164C (en) * 2003-07-07 2008-08-06 日立超大规模集成电路系统株式会社 Storage System
US8291149B2 (en) 2003-07-07 2012-10-16 Hitachi Ulsi Systems Co., Ltd. Storage device and storage system having a hard disk drive and flash memory

Also Published As

Publication number Publication date
JP3281980B2 (en) 2002-05-13

Similar Documents

Publication Publication Date Title
EP2306321B1 (en) Increasing memory performance in flash memory devices by performing simultaneous write operation to multiple devices
JP2004005613A (en) Method of improving flash-based storage system using specialized flash controller
JPH0877066A (en) Flash memory controller
JP2004523049A (en) Method of using a RAM buffer with multiple access in a flash-based storage system
US7809899B2 (en) System for integrity protection for standard 2n-bit multiple sized memory devices
JP4745613B2 (en) Information processing apparatus and information processing method
JPH04351764A (en) Magnetic disk device
TWI783842B (en) Method for scanning bad block of memory and circuit system
JPS6129024B2 (en)
KR100328818B1 (en) How to save data in flash memory
JPH0512026A (en) Magnetic disk device
JPH03189719A (en) Disk control lsi, storage device and information processing system
JPH0519979A (en) Magnetic disk processor
JPS61206030A (en) Emulating controller for fixed memory device
JPS6226120B2 (en)
JPS6013360A (en) Storage device
JPS6113259B2 (en)
US20050015542A1 (en) Multiple write storage device
JPS58105434A (en) Storage device control method
JPH07122082A (en) Flash memory controller
JPS6321276B2 (en)
JPS63253461A (en) Buffer for data transfer
JPS6125259A (en) Rewriting control system of memory
JPH04311217A (en) External storage controller
JPH0528667A (en) Magnetic disk control part

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20000926

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080301

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090301

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090301

Year of fee payment: 7

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090301

Year of fee payment: 7

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100301

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100301

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110301

Year of fee payment: 9

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120301

Year of fee payment: 10