JPH0450741B2 - - Google Patents

Info

Publication number
JPH0450741B2
JPH0450741B2 JP61108594A JP10859486A JPH0450741B2 JP H0450741 B2 JPH0450741 B2 JP H0450741B2 JP 61108594 A JP61108594 A JP 61108594A JP 10859486 A JP10859486 A JP 10859486A JP H0450741 B2 JPH0450741 B2 JP H0450741B2
Authority
JP
Japan
Prior art keywords
electrode
ball
semiconductor device
copper
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61108594A
Other languages
Japanese (ja)
Other versions
JPS62265729A (en
Inventor
Masahiro Koizumi
Hitoshi Oonuki
Yasushi Kawabuchi
Mitsuo Chikazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP61108594A priority Critical patent/JPS62265729A/en
Publication of JPS62265729A publication Critical patent/JPS62265729A/en
Publication of JPH0450741B2 publication Critical patent/JPH0450741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/015—Manufacture or treatment of bond wires
    • H10W72/01551—Changing the shapes of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
    • H10W72/07553—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting changes in shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
    • H10W72/07555—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting changes in materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5528—Intermetallic compounds
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/59—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体素子の電極と外部導出リード
とを銅のボンデイングワイヤにて接続する半導体
装置に係り、特に銅ワイヤをボールボンデイング
によつて接続する半導体装置に関する。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a semiconductor device in which an electrode of a semiconductor element and an external lead are connected by a copper bonding wire, and particularly relates to a semiconductor device in which an electrode of a semiconductor element and an external lead are connected by a copper bonding wire. The present invention relates to semiconductor devices to be connected.

〔従来の技術〕[Conventional technology]

従来、広く使用されている汎用の半導体装置
は、半導体素子上の電極とリードフレームとを金
ワイヤのボールボンデイングによつて接続してい
る。すなわち、ボールボンデイングはワイヤの先
端に水素炎や短絡放電によつてボールを形成し、
そのボールを電極上に押しつけて接続する方法で
ある。金ワイヤは大気雰囲気中でも真球に近い形
状のボールになり易く、また、電極との接合強度
も高い。しかし、この金ワイヤは貴金属の中でも
高価な部類に属し、特に近年多数の入出力ピンを
有する多ピンの製品が増えている。そのため、1
個当りの素子に使用する金ワイヤの量が増加する
傾向にあり、製造コスト上の問題となつていた。
以上の背景から、金ワイヤの替りに安価な銅ワイ
ヤを適用する試みが、各所で検討されている。
Conventionally, in general-purpose semiconductor devices that have been widely used, electrodes on a semiconductor element and lead frames are connected by ball bonding of gold wire. In other words, ball bonding involves forming a ball at the tip of a wire using hydrogen flame or short-circuit discharge.
This method connects the ball by pressing it onto the electrode. Gold wire easily forms a ball with a shape close to a perfect sphere even in the air, and also has high bonding strength with electrodes. However, this gold wire belongs to the expensive category among precious metals, and in recent years, the number of multi-pin products having a large number of input and output pins has been increasing. Therefore, 1
The amount of gold wire used for each element has tended to increase, creating a manufacturing cost problem.
From the above background, attempts are being made in various places to apply inexpensive copper wires in place of gold wires.

銅ワイヤを適用した半導体装置は、例えば特開
昭60−124959号公報に記載されている。銅ワイヤ
による接続も、ボールボンデイングによる。すな
わち、ボールは短絡放電によつて形成し、電極上
には超音波を印加して接続する。第3図に従来の
銅ワイヤを適用した樹脂封止型半導体装置の断面
図を示す。第3図において符号11は銅ワイヤ、
12は電極、13はペレツト、14はリードフレ
ーム、15は樹脂を意味する。その構造は銅ワイ
ヤ11の一端がペレツト13上の電極12(アル
ミニウム又はAl−Si合金膜)にボールボンデイ
ングされ、ワイヤの他端が銀メツキ又は銅メツキ
されたリードフレーム14(Fe−42%Ni合金又
は銅合金)上にウエツジボンデイングされ、全体
を樹脂15で覆われているものである。
A semiconductor device using copper wire is described, for example, in Japanese Patent Application Laid-Open No. 124959/1983. Connections with copper wires are also made by ball bonding. That is, the ball is formed by short-circuit discharge, and the connection is made by applying ultrasonic waves to the electrodes. FIG. 3 shows a sectional view of a resin-sealed semiconductor device using a conventional copper wire. In FIG. 3, reference numeral 11 is a copper wire;
12 is an electrode, 13 is a pellet, 14 is a lead frame, and 15 is a resin. Its structure is such that one end of a copper wire 11 is ball-bonded to an electrode 12 (aluminum or Al-Si alloy film) on a pellet 13, and the other end of the wire is a lead frame 14 (Fe-42% Ni) plated with silver or copper. alloy or copper alloy) and is entirely covered with resin 15.

しかし、上記従来技術はワイヤと電極との接合
部の信頼性について配慮されていなかつた。
However, the above-mentioned conventional technology did not take into consideration the reliability of the joint between the wire and the electrode.

上記従来技術の問題点はワイヤと電極との接合
部の信頼性が低いことである。すなわち、上記接
合部は、高温放置及び温度サイクル試験で容易に
はく離する。第4図は従来の半導体装置の温度サ
イクル試験(−55℃〜150℃)による接続不良の
発生率(%、縦軸)をサイクル数(横軸)との関
係で示したグラフである。このグラから、従来の
半導装置は、比較的短時間で不良を起こしやすい
ことがわかる。
The problem with the above conventional technology is that the reliability of the joint between the wire and the electrode is low. That is, the bonded portion easily peels off during high temperature storage and temperature cycle tests. FIG. 4 is a graph showing the incidence of connection failures (%, vertical axis) in a conventional temperature cycle test (-55° C. to 150° C.) of a semiconductor device in relation to the number of cycles (horizontal axis). This graph shows that conventional semiconductor devices tend to fail in a relatively short period of time.

また、第5図は従来の半導体装置の200℃の高
温放置試験における不良発生率(%、縦軸)を放
置時間(時間、横軸)との関係で示したグラフで
ある。この場合も、従来の半導体装置は短時間で
不良を起こしやすいことがわかる。金ワイヤによ
る半導体装置は上記いずれの試験でも不良を起こ
さない。
Further, FIG. 5 is a graph showing the failure rate (%, vertical axis) in a high temperature storage test of a conventional semiconductor device at 200° C. in relation to the storage time (time, horizontal axis). In this case as well, it can be seen that conventional semiconductor devices tend to fail in a short period of time. Semiconductor devices using gold wires do not fail in any of the above tests.

次に、断線不良の原因を調べた結果について述
べる。第6図は、温度サイクル試験で断線不良を
起こした半導体装置のボールと電極との接合部の
断面概略図である。走査型電子顕微鏡写真による
と銅ボールと電極との接合界面が第6図に示した
ようにはく離しているのがわかる。なお、高温放
置試験での不良もボールと電極との接合界面がは
く離したためであることも確認した。
Next, we will discuss the results of investigating the cause of the disconnection failure. FIG. 6 is a schematic cross-sectional view of a junction between a ball and an electrode of a semiconductor device in which a disconnection failure occurred in a temperature cycle test. A scanning electron micrograph shows that the bonding interface between the copper ball and the electrode has peeled off as shown in FIG. It was also confirmed that the failure in the high-temperature storage test was due to peeling of the bonding interface between the ball and the electrode.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

以上のように、従来の半導体装置はボールと電
極との接合部の信頼性について問題があつた。
As described above, conventional semiconductor devices have had problems with the reliability of the junction between the ball and the electrode.

本発明の目的は、上記接合部の信頼性を改善
し、より信頼性の高い銅ワイヤを適用した半導体
装置を提供することにある。
An object of the present invention is to improve the reliability of the junction and provide a semiconductor device using a more reliable copper wire.

〔問題点を解決するための手段〕[Means for solving problems]

本発明を概説すれば、本発明は半導体装置に関
する発明であつて、半導体素子の電極とリードと
を銅のボンデイングワイヤで接続導出した半導体
装置において、ワイヤと電極との接合界面に銅−
アルミニウム系金属間化合物が形成されているこ
とを特徴とする。
To summarize the present invention, the present invention relates to a semiconductor device, and in a semiconductor device in which an electrode of a semiconductor element and a lead are connected and led out by a copper bonding wire, a copper bonding wire is formed at the bonding interface between the wire and the electrode.
It is characterized by the formation of an aluminum-based intermetallic compound.

銅ワイヤを適用した場合、電極へのワイヤの接
合は、超音波による。この場合、ボールと電極膜
とが超音波によつて互いにこすり合わされるため
に両者の酸化膜が除かれて新生面が露出される。
その両者の新生面と新生面とが接合するメカニズ
ムとなつている。しかし、従来の半導体装置で
は、銅のボールが非常に硬いために、得られる両
者の新生面の面積が小さい。すなわち十分な面積
の新生面が露出される前に、電極膜がボールの外
側にはみ出してしまう。そのため、ボールと電極
との接合が弱い。しかも、接合部の周辺が十分に
接合していない。したがつて、その状態で温度サ
イクル及び高温放置試験をした場合、接合部は接
合部に負荷される応力で容易にはく離する。
When copper wires are applied, bonding of the wires to the electrodes is by ultrasound. In this case, since the ball and the electrode film are rubbed against each other by ultrasonic waves, the oxide film on both is removed and a new surface is exposed.
This is the mechanism by which the new surfaces of the two are joined together. However, in conventional semiconductor devices, since the copper balls are very hard, the area of the resulting new surfaces of both is small. In other words, the electrode film protrudes outside the ball before a sufficient area of the new surface is exposed. Therefore, the bond between the ball and the electrode is weak. Furthermore, the periphery of the joint is not sufficiently joined. Therefore, when a temperature cycle and high temperature storage test are performed in this state, the joint part easily peels off due to the stress applied to the joint part.

本発明は、上記の問題を解決するため、ボール
と電極膜との界面に銅−アルミニウム系金属間化
合物を形成させることにある。
In order to solve the above problems, the present invention is to form a copper-aluminum intermetallic compound at the interface between the ball and the electrode film.

すなわち、本発明はワイヤを電極にボンデイン
グ時に適当な温度に保持又はボンデイング後熱処
理することにより、上記接合界面に金属間化合物
層を形成させるものである。
That is, the present invention forms an intermetallic compound layer at the bonding interface by holding the wire at an appropriate temperature during bonding to the electrode or by heat-treating the wire after bonding.

金属間化合物層が形成されると、ボールと電極
膜とが密着した状態になり、接合部が強化され
る。
When the intermetallic compound layer is formed, the ball and the electrode film are in close contact with each other, and the joint is strengthened.

一方、銅−アルミニウム系金属間化合物は主と
して、θ,η2,γ2相の3種類である。この中で、
接合部の強化に寄与するのは、θ相(Al2Cu)で
ある。第7図及び第8図はボールと電極との接合
界面に上記3種類の金属間化合物相を形成させた
半導体装置の温度サイクル及び200℃高温放置試
験での断線不良発生率を示したグラフである。す
なわち第7図はサイクル数(横軸)と不良発生率
(%、縦軸)との関係を示すグラフ、第8図は放
置時間(時間、横軸)と不良発生率(%、縦軸)
との関係を示すグラフである。各グラフにおいて
aはθ相、bはη2相、cはγ2相を示す。試験した
数は50個である。η2及びγ2相を形成させた半導体
装置はそれぞれ不良が発生するが、θ相のそれは
不良を起こさないことがわかる。これはθ相が他
の相に比べて、軟かく、じん性に富んでいるため
である。
On the other hand, copper-aluminum intermetallic compounds mainly have three types: θ, η 2 , and γ 2 phases. In this,
It is the θ phase (Al 2 Cu) that contributes to the strengthening of the joint. Figures 7 and 8 are graphs showing the incidence of disconnection defects in the temperature cycle and 200°C high temperature storage test of a semiconductor device in which the above three types of intermetallic compound phases are formed at the bonding interface between the ball and the electrode. be. In other words, Figure 7 is a graph showing the relationship between the number of cycles (horizontal axis) and defective rate (%, vertical axis), and Figure 8 is a graph showing the relationship between the number of cycles (horizontal axis) and defect rate (%, vertical axis), and Figure 8 is the graph showing the relationship between leaving time (time, horizontal axis) and defective rate (%, vertical axis).
It is a graph showing the relationship between In each graph, a indicates the θ phase, b indicates the η 2 phase, and c indicates the γ 2 phase. The number tested was 50. It can be seen that the semiconductor devices in which the η 2 and γ 2 phases are formed each have defects, but those in the θ phase do not. This is because the θ phase is softer and more tough than other phases.

第9図はθ相の厚さ(μm、横軸)と5000サイ
クル数(温度サイクル試験)での不良発生率
(%、縦軸)との関係を示したグラフである。ま
た、第10図はθ相の厚さ(μm、横軸)と200℃
高温放置1000時間での不良発生率(%、縦軸)と
の関係を示したグラフである。いずれの結果から
も、θ相の厚さは0.5μm以上であればよいことが
わかる。
FIG. 9 is a graph showing the relationship between the thickness of the θ phase (μm, horizontal axis) and the failure rate (%, vertical axis) at 5000 cycles (temperature cycle test). Figure 10 also shows the thickness of the θ phase (μm, horizontal axis) and 200°C.
It is a graph showing the relationship with the failure rate (%, vertical axis) after 1000 hours of high temperature storage. Both results indicate that the thickness of the θ phase should be 0.5 μm or more.

次に、ボールと電極との界面にθ相を形成させ
る方法について述べる。銅−アルミニウム系金属
間化合物層は加熱温度が高いほど短時間で厚くな
る。例えば、θ相を厚さ0.5μm形成させる場合
は、ボンデイング時の電極の加熱及び保持時間を
300℃、5分とすればよい。また、250℃加熱の場
合は、15分保持すれば0.5μmのθ相を形成させる
ことができる。400〜500℃の場合は1分程度保持
すればよい。
Next, a method for forming the θ phase at the interface between the ball and the electrode will be described. The higher the heating temperature, the thicker the copper-aluminum intermetallic compound layer becomes in a shorter time. For example, when forming a θ phase with a thickness of 0.5 μm, the heating and holding time of the electrode during bonding is
It may be heated at 300℃ for 5 minutes. Furthermore, in the case of heating at 250°C, a θ phase of 0.5 μm can be formed by holding for 15 minutes. If the temperature is 400 to 500°C, it may be held for about 1 minute.

これに対して、従来の場合には、300℃で10秒
以下であつたため、金属間化合物が形成されるこ
とはなかつた。
On the other hand, in the conventional case, the heating time was 10 seconds or less at 300°C, so no intermetallic compound was formed.

第11図は従来の半導体装置のボールと電極と
の接合部の断面を、本発明のそれと比較した概略
図である。第11−1図は従来の、第11ー2図
は本発明の接合部の断面の概略図であり、符号1
6は銅ボール、17は電極膜、18はペレツト、
19はθ相を意味する。従来の接合部には金属間
化合物層が形成されておらず、また、ボールと電
極との間にすきまが認められる。一方、本発明の
接合部は、ボールと電極とが、金属間化合物層
(θ相)により両者が密着しているのがわかる。
本発明の半導体装置は、上記のようにボールと電
極とが密着していること及び軟かく、じん性のあ
るθ相であるために高い信頼性がある。
FIG. 11 is a schematic diagram comparing a cross section of a junction between a ball and an electrode of a conventional semiconductor device with that of the present invention. FIG. 11-1 is a schematic cross-sectional view of a conventional joint, and FIG. 11-2 is a cross-sectional view of a joint according to the present invention.
6 is a copper ball, 17 is an electrode film, 18 is a pellet,
19 means θ phase. In the conventional joint, no intermetallic compound layer is formed, and a gap is observed between the ball and the electrode. On the other hand, it can be seen that in the joint of the present invention, the ball and the electrode are in close contact with each other due to the intermetallic compound layer (θ phase).
The semiconductor device of the present invention has high reliability because the balls and electrodes are in close contact with each other as described above and the semiconductor device is in the soft and tough θ phase.

〔実施例〕〔Example〕

以下、本発明を実施例により更に具体的に説明
するが、本発明はこれら実施例に限定されない。
EXAMPLES Hereinafter, the present invention will be explained in more detail with reference to Examples, but the present invention is not limited to these Examples.

実施例 1 第1図は、本発明の樹脂封止型半導体装置の1
例の断面図である。第1図において符号1は銅ワ
イヤ、2はペレツト、3は電極、4はθ相、5は
リードフレム、6は樹脂を意味する。その構造
は、直径30μmの銅ワイヤ1の一端がペレツト2
上の電極3(アルミニウム又はAl−Si合金)に
ボールボンデイングされ(ボールと電極との接合
界面にはθ相4が形成されている)、ワイヤの他
端が銀又は銅メツキされたリードフレーム5
(Fe42%Ni又は銅合金)上にウエツジボンデイン
グされ、全体を樹脂6で被われているものであ
る。
Example 1 FIG. 1 shows one of the resin-sealed semiconductor devices of the present invention.
FIG. 3 is an example cross-sectional view. In FIG. 1, the reference numeral 1 means a copper wire, 2 a pellet, 3 an electrode, 4 a θ phase, 5 a lead frame, and 6 a resin. Its structure is such that one end of a copper wire 1 with a diameter of 30 μm is connected to a pellet 2.
A lead frame 5 is ball-bonded to the upper electrode 3 (aluminum or Al-Si alloy) (theta phase 4 is formed at the bonding interface between the ball and the electrode), and the other end of the wire is plated with silver or copper.
(Fe42%Ni or copper alloy) is wedge bonded and the whole is covered with resin 6.

実施例 2 第2図は、本発明のセラミツク封止型半導体装
置である。第2図において符号1〜5は第1図と
同義であり、7はセラミツクを意味する。構造は
実施例1と同様であるが、封止はセラミツク7で
なされている。
Example 2 FIG. 2 shows a ceramic sealed semiconductor device of the present invention. In FIG. 2, numerals 1 to 5 have the same meanings as in FIG. 1, and 7 means ceramic. The structure is similar to that of Example 1, but the sealing is done with ceramic 7.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明の半導体装置によ
れば、銅ワイヤと電極が密着しており、耐食性等
の点から信頼性が向上するという顕著な効果が奏
せられる。
As described above, according to the semiconductor device of the present invention, the copper wire and the electrode are in close contact with each other, and the remarkable effect of improving reliability in terms of corrosion resistance and the like can be achieved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の樹脂封止型半導体
装置の断面図、第2図は本発明の一実施例のセラ
ミツク封止型半導体装置の断面図、第3図は従来
の銅ワイヤを適用した樹脂封止型半導体装置の断
面図、第4図は従来の半導体装置の温度サイクル
試験による不良発生率を示したグラフ、第5図は
従来の半導体装置の200℃高温放置試験による不
良発生率を示したグラフ、第6図は従来の半導体
装置のボールと電極との接合部の断面の概略図、
第7図はボールと電極との界面に各種金属間化合
物を形成させた半導体装置の、温度サイクル試験
による不良発生率を示したグラフ、第8図はボー
ルと電極との接合界面に各種金属間化合物を形成
させた半導体装置の、高温放置試験による不良発
生率を示したグラフ、第9図はθ相の厚さと温度
サイクル試験による不良発生率との関係を示した
グラフ、第10図はθ相の厚さと高温放置試験に
よる不良発生率との関係を示したグラフ、第11
−1図は従来の、第11−2図は本発明の各半導
体装置におけるボールと電極との接合部の断面の
概略図である。 1及び11……銅ワイヤ、2,13及び18…
…ペレツト、3及び12……電極、4及び19…
…θ相、5及び14……リードフレーム、6及び
15……樹脂、7……セラミツク、16……銅ボ
ール、17……電極膜。
FIG. 1 is a cross-sectional view of a resin-sealed semiconductor device according to an embodiment of the present invention, FIG. 2 is a cross-sectional view of a ceramic-sealed semiconductor device according to an embodiment of the present invention, and FIG. 3 is a cross-sectional view of a conventional copper wire Fig. 4 is a graph showing the failure rate of conventional semiconductor devices in a temperature cycle test, and Fig. 5 shows the failure rate of conventional semiconductor devices in a 200°C high temperature storage test. A graph showing the incidence rate, FIG. 6 is a schematic cross-sectional view of the junction between the ball and the electrode of a conventional semiconductor device,
Figure 7 is a graph showing the failure rate in a temperature cycle test of semiconductor devices in which various intermetallic compounds are formed at the interface between the ball and the electrode. A graph showing the failure rate in a high temperature storage test of a semiconductor device formed with a compound. Figure 9 is a graph showing the relationship between the thickness of the θ phase and the failure rate in a temperature cycle test. Figure 10 is a graph showing the relationship between the θ phase thickness and the failure rate in a temperature cycle test. Graph showing the relationship between phase thickness and failure rate in high temperature storage test, No. 11
FIG. 11-1 is a schematic cross-sectional view of a junction between a ball and an electrode in each semiconductor device of the conventional semiconductor device and FIG. 11-2 of the present invention. 1 and 11... copper wire, 2, 13 and 18...
...Pellet, 3 and 12...Electrode, 4 and 19...
...θ phase, 5 and 14... Lead frame, 6 and 15... Resin, 7... Ceramic, 16... Copper ball, 17... Electrode film.

Claims (1)

【特許請求の範囲】 1 半導体素子の電極とリードとを銅のボンデイ
ングワイヤで接続導出した半導体装置において、
ワイヤと電極との接合界面に銅−アルミニウム系
金属間化合物が形成されていることを特徴とする
半導体装置。 2 該金属間化合物が、θ相(Al2Cu)である特
許請求の範囲第1項記載の半導体装置。 3 該金属間化合物層の厚さが、0.5μm以上であ
る特許請求の範囲第2項記載の半導体装置。
[Claims] 1. A semiconductor device in which electrodes and leads of a semiconductor element are connected and led out using a copper bonding wire,
A semiconductor device characterized in that a copper-aluminum intermetallic compound is formed at a bonding interface between a wire and an electrode. 2. The semiconductor device according to claim 1, wherein the intermetallic compound is a θ phase (Al 2 Cu). 3. The semiconductor device according to claim 2, wherein the intermetallic compound layer has a thickness of 0.5 μm or more.
JP61108594A 1986-05-14 1986-05-14 Semiconductor device Granted JPS62265729A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61108594A JPS62265729A (en) 1986-05-14 1986-05-14 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61108594A JPS62265729A (en) 1986-05-14 1986-05-14 Semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP52A Division JPH06168990A (en) 1993-08-09 1993-08-09 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS62265729A JPS62265729A (en) 1987-11-18
JPH0450741B2 true JPH0450741B2 (en) 1992-08-17

Family

ID=14488762

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61108594A Granted JPS62265729A (en) 1986-05-14 1986-05-14 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS62265729A (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0817189B2 (en) * 1989-01-13 1996-02-21 三菱電機株式会社 Method for manufacturing semiconductor device
US5229646A (en) * 1989-01-13 1993-07-20 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with a copper wires ball bonded to aluminum electrodes
JPH06168990A (en) * 1993-08-09 1994-06-14 Hitachi Ltd Manufacture of semiconductor device
SG11201403958YA (en) 2012-03-22 2014-10-30 Sumitomo Bakelite Co Semiconductor device and method of manufacturing the same
US9147645B2 (en) 2012-03-23 2015-09-29 Sumitomo Bakelite Co., Ltd. Semiconductor device
JP6002437B2 (en) * 2012-05-17 2016-10-05 新日本無線株式会社 Semiconductor device and manufacturing method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3023528C2 (en) * 1980-06-24 1984-11-29 W.C. Heraeus Gmbh, 6450 Hanau Fine wire containing aluminum
JPS60240137A (en) * 1984-05-15 1985-11-29 Mitsubishi Electric Corp Capillary tip for wire bonding
JPS6188537A (en) * 1984-10-05 1986-05-06 Mitsubishi Electric Corp Lead of semiconductor device

Also Published As

Publication number Publication date
JPS62265729A (en) 1987-11-18

Similar Documents

Publication Publication Date Title
TW447055B (en) Lead frame and method for plating the same
JPH0817189B2 (en) Method for manufacturing semiconductor device
JPH0332912B2 (en)
JPH10294337A (en) Semiconductor device and manufacturing method thereof
JPS62265729A (en) Semiconductor device
JPS6050343B2 (en) Lead frame for semiconductor device manufacturing
JPH06168990A (en) Manufacture of semiconductor device
JPS62249436A (en) Semiconductor device
JPH02114545A (en) Connection of wire bonding
TWI290761B (en) Semiconductor device and a method of manufacturing the same
JP3160555B2 (en) Semiconductor device and method of manufacturing the same
JP2000068396A (en) Hermetic seal cover
JPH0412620B2 (en)
CN101894770A (en) Pre-oxidation treatment method and pre-oxidation layer structure of semiconductor packaging wire bonding surface
US4765528A (en) Plating process for an electronic part
JPS61285743A (en) Electric device
JPS6218744A (en) Lead frame
JP2533675B2 (en) Semiconductor device and manufacturing method thereof
JPH0770665B2 (en) Method for manufacturing semiconductor device
JPS62136836A (en) Manufacture of semiconductor device
JPS611031A (en) Aluminum ball bonding method
JPS61195991A (en) Manufacturing method of electronic components
JPS62136838A (en) Semiconductor device
JPH088386A (en) Semiconductor device
JPH038586B2 (en)