JPH0466625U - - Google Patents
Info
- Publication number
- JPH0466625U JPH0466625U JP10520090U JP10520090U JPH0466625U JP H0466625 U JPH0466625 U JP H0466625U JP 10520090 U JP10520090 U JP 10520090U JP 10520090 U JP10520090 U JP 10520090U JP H0466625 U JPH0466625 U JP H0466625U
- Authority
- JP
- Japan
- Prior art keywords
- bus interface
- output
- section
- data input
- connector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000009977 dual effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Small-Scale Networks (AREA)
Description
第１図は本考案の一実施例に係るバスインタフ
エース回路のブロツク図、第２図はバスインタフ
エース回路を利用したデータ入出力の構成図、第
３図は従来のデータ入出力を示すブロツク図であ
る。
１，２，８……コネクタ、３……バスインタフ
エース部、４……デユアルポートメモリ、５……
スリーステートバツフア、６，１２……バスイン
タフエース専用基板、７……入出力用基板、１１
……入出力部、１３……データ入出力基板。
Fig. 1 is a block diagram of a bus interface circuit according to an embodiment of the present invention, Fig. 2 is a block diagram of data input/output using the bus interface circuit, and Fig. 3 is a block diagram showing conventional data input/output. It is a diagram. 1, 2, 8... Connector, 3... Bus interface unit, 4... Dual port memory, 5...
Three-state buffer, 6, 12... Bus interface dedicated board, 7... Input/output board, 11
...Input/output section, 13...Data input/output board.
Claims (1)
スインタフエース部と、データ入出力部に入出力
用コネクタを介して接続され、上記バスインタフ
エース部とデータ入出力部との間の送受信データ
を一時記憶するデユアルポートメモリとを具備し
たことを特徴とするバスインタフエース回路。 The bus interface section is connected to the system bus via a connector, and the data input/output section is connected via the input/output connector, and temporarily stores data sent and received between the bus interface section and the data input/output section. A bus interface circuit characterized in that it is equipped with a dual port memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10520090U JPH0466625U (en) | 1990-10-08 | 1990-10-08 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10520090U JPH0466625U (en) | 1990-10-08 | 1990-10-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0466625U true JPH0466625U (en) | 1992-06-12 |
Family
ID=31850809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10520090U Pending JPH0466625U (en) | 1990-10-08 | 1990-10-08 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0466625U (en) |
-
1990
- 1990-10-08 JP JP10520090U patent/JPH0466625U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03107736U (en) | ||
| JPS6368054U (en) | ||
| JPS63159440U (en) | ||
| JPH0350257U (en) | ||
| JPS6071962U (en) | Operation mode setting device | |
| JPH01125637U (en) | ||
| JPH0473228U (en) | ||
| JPS6413550U (en) | ||
| JPH0235220U (en) | ||
| JPH0161731U (en) | ||
| JPS6392971U (en) | ||
| JPH0295456U (en) | ||
| JPS63118659U (en) | ||
| JPH048154U (en) | ||
| JPS6035290U (en) | Calendar-clock system bus coupling device | |
| JPH01155553U (en) | ||
| JPS62187351U (en) | ||
| JPS6327955U (en) | ||
| JPS63114349U (en) | ||
| JPH0365338U (en) | ||
| JPS63155549U (en) | ||
| JPS6389128U (en) | ||
| JPS63159441U (en) | ||
| JPS6353151U (en) | ||
| JPS6392937U (en) |