JPH0471045A - Memory control system - Google Patents

Memory control system

Info

Publication number
JPH0471045A
JPH0471045A JP18322990A JP18322990A JPH0471045A JP H0471045 A JPH0471045 A JP H0471045A JP 18322990 A JP18322990 A JP 18322990A JP 18322990 A JP18322990 A JP 18322990A JP H0471045 A JPH0471045 A JP H0471045A
Authority
JP
Japan
Prior art keywords
command
memory
area
information processing
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18322990A
Other languages
Japanese (ja)
Inventor
Yuko Harigai
針谷 祐子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Solution Innovators Ltd
Original Assignee
NEC Software Hokuriku Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Software Hokuriku Ltd filed Critical NEC Software Hokuriku Ltd
Priority to JP18322990A priority Critical patent/JPH0471045A/en
Publication of JPH0471045A publication Critical patent/JPH0471045A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent processing from being delayed by securing a memory area for a command generated from a JOB requiring urgency or a command generated from an OS or the like which is to be executed prior to other processing. CONSTITUTION:The user of a complete guarantee area 9 is specified by a means 6 for setting up which memory out of divided memories is to be used in a command. The command is generated from a master information processor 1 and transmitted to a slave information processor 2 through a channel 3. A using area commanded by the command is referred and the using area is secured from the area 9 by a means 7 for using a memory specified by the command and the command is executed. As to a command not requiring urgency, its using area is secured from an idle memory 8, and when no idle memory exists, its processing is waited until an idle memory can be secured.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は情報処理装置におけるメモリ管理方式に関し、
特に確実かつ迅速を要する指令における使用領域の確保
処理に関する。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a memory management method in an information processing device,
In particular, it relates to the process of securing a usable area for commands that require certainty and speed.

〔従来の技術〕[Conventional technology]

従来、メモリ管理方式では指令の実行に必要な領域を空
メモリから確保し、空メモリがない場合は空メモリがで
きるまでその指令の実行を待たせていた。
Conventionally, in memory management systems, the area necessary for executing a command is secured from free memory, and if there is no free memory, the execution of the command is made to wait until free memory becomes available.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のメモリ管理方式では、緊急を要するJO
Bが発行する指令やO8が発行する指令でも、空メモリ
がないために待たされることがあり、処理時間が長くな
るという欠点がある。
In the conventional memory management method described above, urgent JO
Even the commands issued by B and the commands issued by O8 may have to wait because there is no free memory, which has the drawback of increasing processing time.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のメモリ管理方式は、チャネルによって接続され
る指令を発行する上位情報処理装置と指令を実行する下
位情報処理装置とを含む情報処理システムにおいて、前
言己下位情報処理装置はメモリを分割して管理する手段
と、指令により指定されなメモリを使用する手段とを有
し、前記上位情報処理装置は分割されたメモリのどのメ
モリを使用するか指令に設定する手段を有するようにし
て構成される。
The memory management method of the present invention provides an information processing system that includes a higher-level information processing device that issues commands and a lower-level information processing device that executes commands that are connected by a channel. The upper information processing device is configured to have a means for managing the memory and a means for using the memory specified by the command, and a means for setting in the command which memory among the divided memories is to be used. .

また、本発明のメモリ管理方式において、メモリは指令
の種類に従って優先的に使用され、緊急な指令の実行に
備えて確保した領域を有するようにして構成される。
Furthermore, in the memory management system of the present invention, the memory is configured to be used preferentially according to the type of command, and to have an area reserved for the execution of urgent commands.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示す説明図である。FIG. 1 is an explanatory diagram showing one embodiment of the present invention.

同図においてメモリ管理方式は、上位情報処理装置lと
、下位情報処理装置2と、それら2つの装置を接続する
チャネル3と、下位情報処理装置2上にあるメモリ4と
、メモリを分割して管理する手段5と、上位情報処理装
置1において分割されたメモリのどのメモリを使用する
かを指令に設定する手段6と、指令により指定されたメ
モリを使用する手段7と、空メモリ8と、完全保障領域
9とから構成される。
In the figure, the memory management method divides the memory into an upper information processing device 1, a lower information processing device 2, a channel 3 connecting these two devices, and a memory 4 on the lower information processing device 2. a means 5 for managing, a means 6 for setting in a command which of the divided memories in the upper information processing device 1 is to be used, a means 7 for using the memory specified by the command, and an empty memory 8; It consists of a completely guaranteed area 9.

上位情報処理装置1は指令を発行し、下位情報処理装置
2は指令を実行する。メモリを分割して管理する手段5
は下位情報処理装置2上にあり、メモリ4がら空メモリ
8と完全保障領域9とを分割して管理する。この分割は
システム生成時に行われる。完全保障領域9は緊急の指
令でのみ使用するのに十分な大きさの領域である。
The upper information processing device 1 issues a command, and the lower information processing device 2 executes the command. Means to divide and manage memory 5
is located on the lower-level information processing device 2, and manages the memory 4 by dividing it into an empty memory 8 and a completely guaranteed area 9. This division is done at system generation time. The complete security area 9 is an area large enough to be used only for emergency commands.

分割されたメモリのどのメモリを使用するのかを指令に
設定する手段6は上位情報処理装置1にあり、空メモリ
8と完全保障領域9のどちらを使用するかを指令に設定
する。
A means 6 for setting in a command which of the divided memories is to be used is located in the upper information processing device 1, and sets in the command which of the empty memory 8 and the fully guaranteed area 9 to be used.

指令により指令されたメモリを使用する手段7は下位情
報処理装置2にあり、指令が完全保障領域9の使用を指
定していれば完全保障領域9がら、それ以外は空メモリ
がら使用領域を確保する。
The means 7 for using the memory specified by the command is located in the lower information processing device 2, and if the command specifies the use of the fully guaranteed area 9, the fully guaranteed area 9 is reserved, otherwise the usable area is secured as empty memory. do.

次に緊急を要する指令の実行の動作について説明する。Next, the operation of executing an urgent command will be explained.

まず分割されたメモリのどのメモリを使用するかを指令
に設定する手段6により完全保障領域9の使用が指定さ
れる。この指令が上位情報処理装置1から発行され、チ
ャネル3を介して下位情報処理装置2に送信されるにの
指令により指令されている使用領域を参照して、指令に
より指定されたメモリを使用する手段7により完全保障
領域9から使用領域を確保し、指令を実行する。
First, use of the completely guaranteed area 9 is designated by means 6 for setting in a command which of the divided memories is to be used. This command is issued from the higher-level information processing device 1 and sent to the lower-level information processing device 2 via the channel 3.The memory specified by the command is used by referring to the usage area instructed by the command. The means 7 secures a usable area from the completely guaranteed area 9 and executes the command.

緊急を要さない指令については、空メモリ8から使用領
域を確保し、メモリが不足した場合は空メモリができる
まで処理を待つ。
For non-urgent commands, a usable area is secured from the empty memory 8, and if the memory is insufficient, the processing waits until an empty memory becomes available.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、緊急を要するJOBが発
行する指令や他処理より優先される必要のあるO8等が
発行する指令に対してメモリ領域を確保しているので、
領域不足のため処理が遅れるということがなくなるとい
う効果がある。
As explained above, the present invention secures a memory area for commands issued by urgent jobs and commands issued by O8 etc. that need to be prioritized over other processes.
This has the effect of eliminating delays in processing due to insufficient space.

て管理する手段、6・・・分割されたメモリのどのメモ
リを使用するかを指令に設定する手段、7・・・指令に
より指定されたメモリを使用する手段、8・・・空メモ
リ、9・・・完全保障領域。
6... Means for setting in a command which memory of the divided memory is to be used, 7... Means for using memory specified by a command, 8... Empty memory, 9 ...Completely guaranteed area.

Claims (1)

【特許請求の範囲】 1、チャネルによって接続される指令を発行する上位情
報処理装置と指令を実行する下位情報処理装置とを含む
情報処理システムにおいて、前記下位情報処理装置はメ
モリを分割して管理する手段と、指令により指定された
メモリを使用する手段とを有し、前記上位情報処理装置
は分割されたメモリのどのメモリを使用するか指令に設
定する手段を有することを特徴とするメモリ管理方式。 2、請求項1記載のメモリ管理方式において、メモリは
指令の種類に従って優先的に使用され、緊急な指令の実
行に備えて確保した領域を有することを特徴とするメモ
リ管理方式。
[Claims] 1. In an information processing system including a higher-level information processing device that issues commands and a lower-level information processing device that executes commands, which are connected by a channel, the lower-level information processing device manages memory by dividing it. and means for using the memory specified by the command, and the upper information processing device has means for setting in the command which of the divided memories to use. method. 2. The memory management system according to claim 1, wherein the memory is used preferentially according to the type of command, and has an area reserved for urgent command execution.
JP18322990A 1990-07-11 1990-07-11 Memory control system Pending JPH0471045A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18322990A JPH0471045A (en) 1990-07-11 1990-07-11 Memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18322990A JPH0471045A (en) 1990-07-11 1990-07-11 Memory control system

Publications (1)

Publication Number Publication Date
JPH0471045A true JPH0471045A (en) 1992-03-05

Family

ID=16132045

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18322990A Pending JPH0471045A (en) 1990-07-11 1990-07-11 Memory control system

Country Status (1)

Country Link
JP (1) JPH0471045A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008176465A (en) * 2007-01-17 2008-07-31 Ricoh Co Ltd Log information management method and information device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4942255A (en) * 1972-03-06 1974-04-20

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4942255A (en) * 1972-03-06 1974-04-20

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008176465A (en) * 2007-01-17 2008-07-31 Ricoh Co Ltd Log information management method and information device

Similar Documents

Publication Publication Date Title
EP0321723B1 (en) Apparatus for a data processing system having a peer relationship among a plurality of central processing units
JP3717951B2 (en) Deadlock avoidance system and method
KR102441045B1 (en) Method carried out in electronic control unit of the multi-core structure, and apparatus implementing the same method
CN119292807A (en) Method, device, vehicle and storage medium for controlling multi-core software system
JPH05108380A (en) Data processing system
JPH0644234B2 (en) Task management device
JP2903525B2 (en) Job management method
JP2590872B2 (en) Task scheduling method
KR100686864B1 (en) Intelligent job scheduling method and apparatus
JP2010026575A (en) Scheduling method, scheduling device, and multiprocessor system
KR20050105462A (en) Asynchronous communications technique
JPH02158840A (en) Message area controlling system for inter-task communication
CN120729879A (en) Perception execution synchronization method, device, electronic device and storage medium
JPS6126095B2 (en)
CN118689599A (en) Interrupt processing method, device and electronic device
JPS60238938A (en) Operating method of computer system
CN120973555A (en) Data communication methods and industrial control equipment for hybrid operating system deployment
Baker Preemption vs. Priority, and the Importance of Early Bloclng
JPS58137069A (en) Multi-processor control system
JPH0355643A (en) Memory pool control system with priority
JPH03179952A (en) Time division multiplex loop type bus system
CN120669908A (en) Data interaction method and device, storage medium and electronic equipment
JPS6269323A (en) Event processing system
JPS595326A (en) Preferential use controlling system of business data set
JPS61267854A (en) Data processing system