JPH0476191U - - Google Patents

Info

Publication number
JPH0476191U
JPH0476191U JP1990117018U JP11701890U JPH0476191U JP H0476191 U JPH0476191 U JP H0476191U JP 1990117018 U JP1990117018 U JP 1990117018U JP 11701890 U JP11701890 U JP 11701890U JP H0476191 U JPH0476191 U JP H0476191U
Authority
JP
Japan
Prior art keywords
buffer
input end
output
resistor
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1990117018U
Other languages
Japanese (ja)
Other versions
JP2504698Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990117018U priority Critical patent/JP2504698Y2/en
Publication of JPH0476191U publication Critical patent/JPH0476191U/ja
Application granted granted Critical
Publication of JP2504698Y2 publication Critical patent/JP2504698Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の構成図、第2図は
第1図に記載されているCMOSゲートQ1,Q
2の説明図、第3図は第1図の動作を示すタイム
チヤート、第4図は従来例の回路図、第5図は第
4図の動作を示すタイムチヤートである。 1……駆動信号源、2……トランス、C1,C
2……コンデンサー、R1,R2……抵抗、Q1
,Q2……バツフア、Q3,Q4……スイツチン
グ素子、D1,D2……保護ダイオード。
Fig. 1 is a block diagram of an embodiment of the present invention, and Fig. 2 shows the CMOS gates Q1 and Q shown in Fig. 1.
2, FIG. 3 is a time chart showing the operation of FIG. 1, FIG. 4 is a circuit diagram of a conventional example, and FIG. 5 is a time chart showing the operation of FIG. 4. 1... Drive signal source, 2... Transformer, C1, C
2... Capacitor, R1, R2... Resistor, Q1
, Q2... Buffer, Q3, Q4... Switching element, D1, D2... Protection diode.

Claims (1)

【実用新案登録請求の範囲】 駆動信号源が発生する互いに逆相になつた駆動
信号を2個のバツフアでそれぞれ受け、これらの
バツフアの出力で2個のスイツチング素子を交互
に駆動して直流電圧を交流電圧に変換するインバ
ータにおいて、前記バツフアごとに設けられてい
て、抵抗とコンデンサーからなり、前記駆動信号
源の出力端とバツフアの入力端の間に接続された
微分回路と、 入力部に、アノードはバツフアの入力端にカソ
ードは電源電位点に接続されたダイオードと、ア
ノードはコモン電位点にカソードはバツフアの入
力端に接続された入力保護用ダイオードを有する
バツフアと、 を具備し、駆動信号のレベルが固定されたときに
、Hレベル信号を出力するバツフアに接続された
微分回路の出力は、抵抗とコンデンサーで与えら
れる時定数で変化してこのバツフアの出力をLレ
ベル信号に落とすことを特徴とするインバータ。
[Claims for Utility Model Registration] Drive signals generated by a drive signal source and having opposite phases to each other are received by two buffers, and two switching elements are alternately driven by the outputs of these buffers to generate a DC voltage. in an inverter for converting into an alternating current voltage, a differentiating circuit provided for each buffer, comprising a resistor and a capacitor, and connected between the output end of the drive signal source and the input end of the buffer; The buffer has a diode whose anode is connected to the input end of the buffer and whose cathode is connected to a power supply potential point, and an input protection diode whose anode is connected to a common potential point and whose cathode is connected to the input end of the buffer. When the level of is fixed, the output of the differentiating circuit connected to the buffer that outputs the H level signal changes with a time constant given by the resistor and capacitor, and reduces the output of this buffer to the L level signal. Features of the inverter.
JP1990117018U 1990-11-07 1990-11-07 Inverter Expired - Fee Related JP2504698Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990117018U JP2504698Y2 (en) 1990-11-07 1990-11-07 Inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990117018U JP2504698Y2 (en) 1990-11-07 1990-11-07 Inverter

Publications (2)

Publication Number Publication Date
JPH0476191U true JPH0476191U (en) 1992-07-02
JP2504698Y2 JP2504698Y2 (en) 1996-07-10

Family

ID=31864886

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990117018U Expired - Fee Related JP2504698Y2 (en) 1990-11-07 1990-11-07 Inverter

Country Status (1)

Country Link
JP (1) JP2504698Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001186761A (en) * 2000-09-11 2001-07-06 Canon Inc High voltage power supply

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001186761A (en) * 2000-09-11 2001-07-06 Canon Inc High voltage power supply

Also Published As

Publication number Publication date
JP2504698Y2 (en) 1996-07-10

Similar Documents

Publication Publication Date Title
JPS6335002A (en) High efficiency mosfet sinewave generator
JPS60244120A (en) Field effect transistor driving circuit
DE68922036D1 (en) CMOS low current conversion circuit.
JP2504698Y2 (en) Inverter
JPS6155983U (en)
SE9804454D0 (en) A synchronous flyback converter
HK99091A (en) Cmos power-on detection circuit
JPH0420118A (en) Level conversion circuit
JPS6344532U (en)
JPH0418256Y2 (en)
JPH048532U (en)
JPS637995U (en)
JPH02103915U (en)
JPH028230U (en)
JPH0369936U (en)
JPH0481584U (en)
JPS62119025U (en)
JPH0140524B2 (en)
JPS6270693U (en)
JPH03186009A (en) Level converting circuit
JPS6333000U (en)
KR960039573A (en) Stand-by power reduction circuit
JPH06350424A (en) Solid state switch circuit
JPS6027224A (en) Driving circuit of field effect transistor
JPS6412489U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees