JPH0482709U - - Google Patents
Info
- Publication number
- JPH0482709U JPH0482709U JP12618590U JP12618590U JPH0482709U JP H0482709 U JPH0482709 U JP H0482709U JP 12618590 U JP12618590 U JP 12618590U JP 12618590 U JP12618590 U JP 12618590U JP H0482709 U JPH0482709 U JP H0482709U
- Authority
- JP
- Japan
- Prior art keywords
- data
- output
- voltage
- correction
- sample
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- IORPOFJLSIHJOG-UHFFFAOYSA-N 3,7-dimethyl-1-prop-2-ynylpurine-2,6-dione Chemical compound CN1C(=O)N(CC#C)C(=O)C2=C1N=CN2C IORPOFJLSIHJOG-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Feedback Control In General (AREA)
- Control Of Voltage And Current In General (AREA)
Description
第１図は本考案の多出力基準電圧発生装置の構
成ブロツク図、第２図は本発明のアナログＭＰＸ
、ＤＭＰＸ制御部のローカルクロツク発生器、第
３図は本考案の動作を説明するためのタイムチヤ
ート、第４図の従来の多出力基準電圧発生装置の
構成ブロツク図である。
１０……データ補正部、１２ｎ……第１のデー
タレジスタ、１３ｎ……第２のデータレジスタ、
１４ｎ……第３のデータレジスタ、１８……アナ
ログＭＰＸ、ＤＭＰＸ制御部、１９……補正演算
器、１９ａ……ラツチ、２０……ＤＡ変換器。
Fig. 1 is a block diagram of a multi-output reference voltage generator according to the present invention, and Fig. 2 is an analog MPX according to the present invention.
, a local clock generator of the DMPX control section, FIG. 3 is a time chart for explaining the operation of the present invention, and FIG. 4 is a block diagram of a conventional multi-output reference voltage generator. 10...Data correction section, 12n ...First data register, 13n ...Second data register,
14 n ...Third data register, 18... Analog MPX, DMPX control unit, 19... Correction calculator, 19a... Latch, 20... DA converter.
Claims (1)
データをＤＡ変換器でそれぞれＤＡ変換し、デマ
ルチプレクサを介して複数のサンプルホールド回
路に出力する多出力基準電圧発生装置であつて、 前記サンプルホールド回路から出力する電圧値
をそれぞれ設定する複数の電圧設定データが保持
された第１のデータレジスタと、 サンプルホールド回路から出力する出力電圧毎
にゲインエラーを補正する補正データが保持され
た第２のデータレジスタと、 前記サンプルホールド回路から出力する出力電
圧毎にオフセツトデータを補正する補正データが
保持された第３のデータレジスタと、 前記第１のデータレジスタから与えられる電圧
データ毎に、前記第２、第３のデータレジスタの
補正データに基づいて補正演算を行い、その結果
を前記ＤＡ変換器に出力する補正演算器と、 を有したことを特徴とする多出力基準電圧発生装
置。[Claims for Utility Model Registration] A multi-output reference voltage generator that converts a plurality of voltage data provided via a multiplexer into DA converters, respectively, and outputs the data to a plurality of sample and hold circuits via a demultiplexer. , a first data register that holds a plurality of voltage setting data that respectively sets voltage values output from the sample and hold circuit; and a first data register that holds correction data that corrects gain errors for each output voltage that is output from the sample and hold circuit. a third data register holding correction data for correcting offset data for each output voltage output from the sample and hold circuit; and a third data register holding correction data for each voltage data provided from the first data register. A multi-output reference voltage generator comprising: a correction calculator that performs a correction calculation based on the correction data of the second and third data registers and outputs the result to the DA converter. Device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990126185U JP2510228Y2 (en) | 1990-11-28 | 1990-11-28 | Multi-output reference voltage generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990126185U JP2510228Y2 (en) | 1990-11-28 | 1990-11-28 | Multi-output reference voltage generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0482709U true JPH0482709U (en) | 1992-07-17 |
| JP2510228Y2 JP2510228Y2 (en) | 1996-09-11 |
Family
ID=31873751
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990126185U Expired - Fee Related JP2510228Y2 (en) | 1990-11-28 | 1990-11-28 | Multi-output reference voltage generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2510228Y2 (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01293413A (en) * | 1988-05-23 | 1989-11-27 | Nec Corp | Reference voltage generating circuit |
-
1990
- 1990-11-28 JP JP1990126185U patent/JP2510228Y2/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01293413A (en) * | 1988-05-23 | 1989-11-27 | Nec Corp | Reference voltage generating circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2510228Y2 (en) | 1996-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0482709U (en) | ||
| JPH02306722A (en) | D/a converter | |
| JPH0419032U (en) | ||
| JPS5912719Y2 (en) | Input switching circuit | |
| JPS63530U (en) | ||
| SU1478330A1 (en) | Analog-to-digital converter | |
| SU617835A1 (en) | Time interval-to-code-to-voltage converter | |
| CN115441874A (en) | Fourteen-bit resolution two-stage cyclic analog-to-digital converter | |
| JP2589318B2 (en) | Analog / digital conversion circuit | |
| JPS57124932A (en) | Sequential comparison type a-d converter | |
| JPS6045463B2 (en) | Multi-input analog signal calculation device | |
| JP2832947B2 (en) | Series-parallel A / D converter | |
| JPH066222A (en) | A/d converter | |
| JPS605396Y2 (en) | analog output circuit | |
| JPS61179619A (en) | signal converter | |
| JPS62177130U (en) | ||
| JPH08221503A (en) | Inner product calculator | |
| JPS58142747U (en) | Analog-digital converter | |
| JPS6146624U (en) | key input circuit | |
| JPS61160558U (en) | ||
| JPS6454428U (en) | ||
| JPS60103941U (en) | D/A converter device | |
| JPS6416123A (en) | Parallel type a/d converter | |
| JPH0461934U (en) | ||
| JPS6425300U (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |