JPH0543543Y2 - - Google Patents
Info
- Publication number
- JPH0543543Y2 JPH0543543Y2 JP677589U JP677589U JPH0543543Y2 JP H0543543 Y2 JPH0543543 Y2 JP H0543543Y2 JP 677589 U JP677589 U JP 677589U JP 677589 U JP677589 U JP 677589U JP H0543543 Y2 JPH0543543 Y2 JP H0543543Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- tuning
- input
- variable capacitance
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000010355 oscillation Effects 0.000 claims description 21
- 230000008878 coupling Effects 0.000 claims description 18
- 238000010168 coupling process Methods 0.000 claims description 18
- 238000005859 coupling reaction Methods 0.000 claims description 18
- 230000003321 amplification Effects 0.000 claims description 14
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 14
- 238000006243 chemical reaction Methods 0.000 claims description 11
- 239000003990 capacitor Substances 0.000 description 26
- 238000010586 diagram Methods 0.000 description 8
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Description
【考案の詳細な説明】
〔産業上の利用分野〕
本考案は、VHFチユーナに関し、詳しくは単
一バンドで同調回路を構成する電子同調形VHF
チユーナに関するものである。[Detailed description of the invention] [Industrial field of application] The present invention relates to a VHF tuner, and more specifically, an electronically tuned VHF tuner that configures a tuning circuit in a single band.
It is about Chiyuna.
VHF受信帯のチヤンネル割り当てはロウチヤ
ンネルと、ハイチヤンネルとにバンド区分され、
可変リアクタンス素子として可変容量ダイオード
を用いた電子同調形テレビジヨンチユーナでは、
通常、ロウチヤンネルとハイチヤンネルの2バン
ド方式が採用される。例えば、従来のVHFチユ
ーナを第3図及び第4図を参照して次に示す。第
3図に示すブロツク図において、1は入力回路、
2は高周波増幅回路、3は周波数変換回路であ
る。上記入力回路1は、入力端子INに接続した
入力フイルタ4と、入力フイルタ4の出力に接続
した同調回路5と、同調回路5にスイツチ素子6
により接続又は切り離される同調回路7とからな
る。高周波増幅回路2は、入力回路1に接続した
増幅回路8と、増幅回路8の出力に接続した同調
回路9と、同調回路9にスイツチ素子10により
接続又は切り離される同調回路11とからなる。
周波数変換回路3は、混合回路12と局部発振回
路13とを具備し、混合回路12は、高周波増幅
回路2に接続した同調回路14と、同調回路14
にスイツチ素子15により接続又は切り離される
同調回路16と、同調回路14の出力に接続した
混合器17とからなる。局部発振回路13は、混
合器17の入力に発振出力を接続した発振素子1
8と、発振素子18の入力に接続した同調回路1
9と、同調回路19にスイツチ素子20により接
続又は切り離される同調回路21とからなる。
Channel allocation for the VHF reception band is divided into low channel and Haiti channel.
In an electronically tuned television tuner that uses a variable capacitance diode as a variable reactance element,
Usually, a two-band system is adopted: a low channel channel and a high channel channel. For example, a conventional VHF tuner is shown below with reference to FIGS. 3 and 4. In the block diagram shown in FIG. 3, 1 is an input circuit;
2 is a high frequency amplification circuit, and 3 is a frequency conversion circuit. The input circuit 1 includes an input filter 4 connected to an input terminal IN, a tuned circuit 5 connected to the output of the input filter 4, and a switch element 6 connected to the tuned circuit 5.
and a tuning circuit 7 which is connected or disconnected by. The high frequency amplifier circuit 2 includes an amplifier circuit 8 connected to the input circuit 1, a tuning circuit 9 connected to the output of the amplifier circuit 8, and a tuning circuit 11 connected to or disconnected from the tuning circuit 9 by a switch element 10.
The frequency conversion circuit 3 includes a mixing circuit 12 and a local oscillation circuit 13, and the mixing circuit 12 includes a tuning circuit 14 connected to the high frequency amplification circuit 2 and a tuning circuit 14.
It consists of a tuning circuit 16 connected or disconnected by a switch element 15, and a mixer 17 connected to the output of the tuning circuit 14. The local oscillation circuit 13 includes an oscillation element 1 whose oscillation output is connected to the input of a mixer 17.
8 and a tuning circuit 1 connected to the input of the oscillation element 18
9, and a tuning circuit 21 connected or disconnected from the tuning circuit 19 by a switch element 20.
上記構成においてVHFロウチヤンネル受信時
には、各回路中のスイツチ素子6,10,15,
20を切り換えて各同調回路5と7,9と11,
14と16、及び19と21をそれぞれ接続す
る。又、VHFハイチヤンネル受信時には、各回
路中のスイツチ素子6,10,15,20をアー
ス側に切り換えて各同調回路5と7,9と11,
14と16、及び19と21をそれぞれ切り離
し、同調回路5,9,14,19のみ用いる。 In the above configuration, when receiving the VHF low channel, the switch elements 6, 10, 15 in each circuit,
20 and each tuning circuit 5 and 7, 9 and 11,
Connect 14 and 16, and 19 and 21, respectively. Also, when receiving VHF high channel, switch elements 6, 10, 15, 20 in each circuit are switched to the ground side, and each tuning circuit 5, 7, 9, 11,
14 and 16, and 19 and 21 are separated, respectively, and only the tuning circuits 5, 9, 14, and 19 are used.
次に、上記ブロツク図の総括的回路例を第4図
を参照して示す。まず入力回路1において、入力
フイルタ4はハイパスフイルタHからなり、又、
ハイチヤンネル受信時における入力段の同調回路
5は端子BHに例えば12Vの電圧を印加してスイ
ツチングダイオードSD1〔スイツチ素子6に対応〕
を導通させた時に形成され、可変容量ダイオード
VD1と同調コイルL1,L4とコンデンサC1,C3,
C4,C5とを具備する。又、ロウチヤンネル受信
時における入力段の同調回路5,7は端子BLに
例えば12Vの電圧を印加してスイツチングダイオ
ードSD1を遮断させた時に形成され、可変容量ダ
イオードVD1と同調コイルL1,L2,L3,L4とコ
ンデンサC1,C2,C6,C4,C5とを具備し、各チ
ヤンネル受信時において端子BTより可変容量ダ
イオードVD1にチユーニング電圧を印加する。 Next, a general circuit example of the above block diagram will be shown with reference to FIG. First, in the input circuit 1, the input filter 4 consists of a high-pass filter H, and
When receiving the Haiti channel, the input stage tuning circuit 5 applies a voltage of, for example, 12V to the terminal BH and switches the switching diode SD 1 [corresponding to the switching element 6]
It is formed when a variable capacitance diode is made conductive.
VD 1 and tuning coil L 1 , L 4 and capacitor C 1 , C 3 ,
Equipped with C 4 and C 5 . In addition, the input stage tuning circuits 5 and 7 during low channel reception are formed when a voltage of, for example, 12V is applied to the terminal BL to cut off the switching diode SD 1 , and the variable capacitance diode VD 1 and the tuning coil L 1 are formed when the switching diode SD 1 is cut off. , L 2 , L 3 , L 4 and capacitors C 1 , C 2 , C 6 , C 4 , C 5 , and applies a tuning voltage to the variable capacitance diode VD 1 from the terminal BT when receiving each channel.
次に、高周波増幅回路2において増幅回路8は
トランジスタQ1からなり、結合コンデンサC7を
介して入力回路1に接続される。又、ハイチヤン
ネル受信時における高周波増幅段の同調回路9は
端子BHに電圧を印加してスイツチングダイオー
ドSD2〔スイツチ素子10に対応〕を導通させた
時に形成され、可変容量ダイオードVD2と同調コ
イルL5とコンデンサC8,C9,C10,C11とを具備
する。又、ロウチヤンネル受信時における高周波
増幅段の同調回路9,10は端子BLに電圧を印
加してスイツチングダイオードSD2を遮断させた
時に形成され、可変容量ダイオードVD2と同調コ
イルL5,L6,L9とコンデンサC8,C9,C11,C12
とを具備し、各チヤンネル受信時において端子
BTより可変容量ダイオードVD2にチユーニング
電圧を印加する。 Next, in the high frequency amplifier circuit 2, the amplifier circuit 8 consists of a transistor Q1 , and is connected to the input circuit 1 via a coupling capacitor C7 . Furthermore, the tuning circuit 9 of the high frequency amplification stage during high channel reception is formed when a voltage is applied to the terminal BH to make the switching diode SD 2 [corresponding to the switching element 10] conductive, and is tuned to the variable capacitance diode VD 2 . It includes a coil L5 and capacitors C8 , C9 , C10 , and C11 . Further, the tuning circuits 9 and 10 of the high frequency amplification stage during low channel reception are formed when voltage is applied to the terminal BL to cut off the switching diode SD 2 , and the tuning circuits 9 and 10 are formed when the switching diode SD 2 is cut off by applying a voltage to the terminal BL. 6 , L9 and capacitors C8 , C9 , C11 , C12
terminal when receiving each channel.
Apply tuning voltage to variable capacitance diode VD 2 from BT.
次に、周波数変換回路3の混合回路12におい
てハイチヤンネル受信時における混合段の同調回
路14はスイツチングダイオードSD2〔スイツチ
素子15に対応〕を導通させた時に形成され、可
変容量ダイオードVD3と同調コイルL7とコンデ
ンサC13,C14,C10,C15とを具備する。又、ロウ
チヤンネル受信時における混合段の同調回路1
4,16は端子BLに電圧を印加してスイツチン
グダイオードSD2を遮断させた時に形成され、可
変容量ダイオードVD3と同調コイルL7,L8,L9
とコンデンサC13,C14,C15,C12とを具備し、各
チヤンネル受信時において端子BTより可変容量
ダイオードVD2,VD3にチユーニング電圧を印加
する。又、混合器17はトランジスタQ2からな
り、その入力に結合コンデンサC16を介して同調
回路14,16の出力が接続される。 Next, in the mixing circuit 12 of the frequency conversion circuit 3, the tuning circuit 14 of the mixing stage at the time of high channel reception is formed when the switching diode SD 2 [corresponding to the switching element 15] is made conductive, and the variable capacitance diode VD 3 and It includes a tuning coil L7 and capacitors C13 , C14 , C10 , and C15 . Also, the tuning circuit 1 of the mixing stage when receiving the low channel
4 and 16 are formed when a voltage is applied to the terminal BL to cut off the switching diode SD 2 , and the variable capacitance diode VD 3 and the tuning coils L 7 , L 8 , L 9
and capacitors C 13 , C 14 , C 15 , and C 12 , and a tuning voltage is applied from terminal BT to variable capacitance diodes VD 2 and VD 3 during reception of each channel. Further, the mixer 17 consists of a transistor Q2 , and the outputs of the tuning circuits 14 and 16 are connected to its input via a coupling capacitor C16 .
次に、周波数変換回路3の局部発振回路13に
おいてハイチヤンネル受信時における同調回路1
9は端子BTに電圧を印加してスイツチングダイ
オードSD3〔スイツチ素子20に対応〕を導通さ
せた時に形成され、可変容量ダイオードVD4と同
調コイルL10とコンデンサC17,C18,C19,C23と
を具備する。そして、結合コンデンサC22を介し
て発振素子18としてのトランジスタQ3のベー
スに接続され、コンデンサC23,C24,C25等とで
局部発振回路を形成する。又、ロウチヤンネル受
信時における同調回路19,21は端子BTに電
圧を印加してスイツチングダイオードSD3を遮断
させた時に形成され、可変容量ダイオードVD4と
同調コイルL10,L11とコンデンサC17,C18,C19,
C20,C21とを具備し、各チヤンネル受信時におい
て端子BTより可変容量ダイオードVD4にチユー
ニング電圧を印加する。 Next, in the local oscillation circuit 13 of the frequency conversion circuit 3, the tuning circuit 1 when receiving the Haiti channel
9 is formed when a voltage is applied to the terminal BT to make the switching diode SD 3 (corresponding to the switching element 20) conductive, and the variable capacitance diode VD 4 , the tuning coil L 10 , and the capacitors C 17 , C 18 , C 19 , C 23 . It is connected to the base of a transistor Q 3 as an oscillation element 18 via a coupling capacitor C 22 , and forms a local oscillation circuit with capacitors C 23 , C 24 , C 25 , etc. Further, the tuning circuits 19 and 21 at the time of low channel reception are formed when voltage is applied to the terminal BT to cut off the switching diode SD 3 , and include the variable capacitance diode VD 4 , the tuning coils L 10 and L 11 , and the capacitor C. 17 , C18 , C19 ,
C 20 and C 21 , and a tuning voltage is applied to the variable capacitance diode VD 4 from the terminal BT during reception of each channel.
ところで、上述したように、VHFチユーナで
は日本チヤンネルで1〜3チヤンネルのロウチヤ
ンネルと、4〜12チヤンネルのハイチヤンネルと
にバンド区分され、同調回路をロウ−ハイチヤン
ネルで切り換えているため、ロウ−ハイチヤンネ
ル用の電子部品が必要となり、部品点数や加工費
がふえてコスト増の要因となつていた。
By the way, as mentioned above, VHF tuners are divided into Japan channels, low channels 1 to 3, and Haiti channels 4 to 12, and the tuning circuit is switched between low and high channels, so low Electronic parts for the Haitian channel were required, which increased the number of parts and processing costs, causing an increase in costs.
本考案は、入力回路と高周波増幅回路を含む
RF入力段と、混合回路と局部発振回路を含む周
波数変換段とを所定の順序で接続してなり、上記
各回路中の同調部容量変化比が11以上の同調用可
変容量ダイオードで形成し、上記RF入力段及び
周波数変換段の各回路間を結合する結合用可変容
量ダイオードで結合し、上記混合回路の入力側に
ピーキング回路を接続し、上記各回路中の各同調
部をVHF全帯域に亘る単一バンドで形成したこ
とを特徴とする。
The present invention includes an input circuit and a high frequency amplification circuit.
An RF input stage, a frequency conversion stage including a mixing circuit and a local oscillation circuit are connected in a predetermined order, and each of the circuits is formed of tuning variable capacitance diodes with a tuning section capacitance change ratio of 11 or more, The circuits of the RF input stage and frequency conversion stage are coupled by a coupling variable capacitance diode, and a peaking circuit is connected to the input side of the mixing circuit, and each tuning section in each of the circuits is tuned to the entire VHF band. It is characterized by being formed by a single band that spans the entire range.
上記技術的手段によれば、VHF全受信帯域に
亘つてVHFチユーナの同調を単一バンドで形成
する。
According to the above technical means, the tuning of the VHF tuner is formed in a single band over the entire VHF reception band.
〔実施例〕
本考案の一実施例を第1図及び第2図を参照し
て以下説明する。まず第1図に示すブロツク図に
おいて、22は入力回路、23は高周波増幅回路
であり、両者回路によりRF入力段を構成し、2
4は周波数変換段である。上記入力回路22は、
入力端子INに接続した入力フイルタ25と、入
力フイルタ25の出力に接続した同調部26とか
らなる。高周波増幅回路23は、増幅回路27と
その出力側の同調部28とからなる。周波数変換
段24は混合回路29と局部発振回路30とを具
備し、混合回路29は、高周波増幅回路23に接
続した同調部31と、同調部31の出力に接続し
た混合器32とからなる。局部発振回路30は、
混合器32の入力に発振出力を接続した発振素子
33と、発振素子33の入力に接続した同調部3
4とからなる。[Embodiment] An embodiment of the present invention will be described below with reference to FIGS. 1 and 2. First, in the block diagram shown in FIG. 1, 22 is an input circuit, 23 is a high frequency amplification circuit, and both circuits constitute an RF input stage.
4 is a frequency conversion stage. The input circuit 22 is
It consists of an input filter 25 connected to the input terminal IN, and a tuning section 26 connected to the output of the input filter 25. The high frequency amplification circuit 23 includes an amplification circuit 27 and a tuning section 28 on its output side. The frequency conversion stage 24 includes a mixing circuit 29 and a local oscillation circuit 30, and the mixing circuit 29 includes a tuning section 31 connected to the high frequency amplification circuit 23 and a mixer 32 connected to the output of the tuning section 31. The local oscillation circuit 30 is
An oscillation element 33 whose oscillation output is connected to the input of the mixer 32, and a tuning section 3 connected to the input of the oscillation element 33.
It consists of 4.
次に、上記ブロツク図の総括的回路例を第2図
を参照して示す。まず入力回路22において、入
力フイルタ25はハイパスフイルタHからなり、
同調部26は使用範囲内で容量変化比が11以上の
可変容量ダイオードVD5と同調コイルL12,L13,
L14とコンデンサC26,C27とを具備し、VHF全受
信帯域に亘つて単一回路にて同調部を形成する。
次に、高周波増幅回路23において増幅回路27
はトランジスタQ4からなり、可変容量ダイオー
ドVD6とコンデンサC28,C29を結合コンデンサと
して入力回路22に接続される。即ち、従来、固
定であつた結合コンデンサを可変とし、ロウチヤ
ンネル受信時において同調容量が大きくなると、
同調部のQが下がつて損失が大きくなるため結合
容量を大きくして信号を流れ易くし、又、ハイチ
ヤンネル受信時では結合容量を小さくしてぶら下
がり同調容量を小さくしておき、利得や雑音指数
特性を上げる。又、増幅段の同調部28は使用範
囲内で容量変化比が11以上の可変容量ダイオード
VD7と同調コイルL15,L16とコンデンサC30,
C31,C32とを具備し、VHF全受信帯域に亘つて
単一回路で形成される。 Next, a general circuit example of the above block diagram will be shown with reference to FIG. First, in the input circuit 22, the input filter 25 consists of a high-pass filter H,
The tuning section 26 includes a variable capacitance diode VD 5 with a capacitance change ratio of 11 or more within the usage range, and tuning coils L 12 , L 13 ,
It includes L 14 and capacitors C 26 and C 27 , and forms a tuning section in a single circuit over the entire VHF reception band.
Next, in the high frequency amplification circuit 23, the amplification circuit 27
consists of a transistor Q 4 and is connected to the input circuit 22 using a variable capacitance diode VD 6 and capacitors C 28 and C 29 as coupling capacitors. In other words, if the conventionally fixed coupling capacitor is made variable and the tuning capacitance increases during low channel reception,
As the Q of the tuning section decreases and the loss increases, the coupling capacitance is increased to make it easier for the signal to flow.Also, when receiving the Haiti channel, the coupling capacitance is decreased to minimize the dangling tuning capacitance, which reduces gain and noise. Increase exponential characteristics. In addition, the tuning section 28 of the amplification stage is a variable capacitance diode with a capacitance change ratio of 11 or more within the usage range.
VD 7 and tuning coil L 15 , L 16 and capacitor C 30 ,
C 31 and C 32 , and is formed by a single circuit covering the entire VHF reception band.
次に、周波数変換段24の混合回路29におい
て同調部31は、使用範囲内で容量変化比が11以
上の可変容量ダイオードVD8と同調コイルL17,
L16とコンデンサC33,C34,C32とを具備し、
VHF全受信帯域に亘つて単一バンドで形成され
ると共に、同調部28と誘導結合する。又、混合
器32はトランジスタQ5からなり、入力側前段
にあつてコンデンサC36とコイルL18とスイツチン
グダイオードSD4と抵抗Rとで形成されるピーキ
ング回路35及び結合コンデンサC35を介して同
調部31の出力に接続される。即ち、結合コンデ
ンサC35を余り大きく出来ないため混合器32と
同調部31との結合にピーキング回路を用いるこ
とにより結合インピーダンスを大きくして結合し
易くする。又、局部発振回路30において同調部
34は使用範囲内で容量変化比が11以上の可変容
量ダイオードVD9と同調コイルL10とコンデンサ
C37,C38とを具備し、VHF全受信帯域に亘つて
単一バンドで形成される。そして、可変容量ダイ
オードVD10とコンデンサC39,C40を結合コンデ
ンサとして発振素子33に接続される。即ち、入
力回路22と同じく、従来、固定であつた結合コ
ンデンサを可変とし、ロウチヤンネル受信時にお
いて同調容量が大きくなると、同調部のQが下が
つて損失が大きくなるため結合容量を大きくして
信号を流れ易くし、又、ハイチヤンネル受信時で
は結合容量を小さくして周波数の可変範囲を広く
する。又、同調部34に接続される発振素子33
はトランジスタQ6からなり、コンデンサC42,
C43等とで局部発振回路を形成する。 Next, in the mixing circuit 29 of the frequency conversion stage 24, the tuning section 31 includes a variable capacitance diode VD 8 with a capacitance change ratio of 11 or more within the usage range, a tuning coil L 17 ,
L 16 and capacitors C 33 , C 34 , C 32 ,
It is formed as a single band over the entire VHF reception band, and is inductively coupled to the tuning section 28. The mixer 32 is composed of a transistor Q5 , and is connected to the peaking circuit 35 formed by a capacitor C36 , a coil L18 , a switching diode SD4 , and a resistor R, and a coupling capacitor C35 at the front stage of the input side. It is connected to the output of the tuning section 31. That is, since the coupling capacitor C 35 cannot be made too large, a peaking circuit is used to couple the mixer 32 and the tuning section 31 to increase the coupling impedance and facilitate the coupling. Further, in the local oscillation circuit 30, the tuning section 34 includes a variable capacitance diode VD 9 with a capacitance change ratio of 11 or more within the usage range, a tuning coil L 10 , and a capacitor.
C 37 and C 38 , and is formed in a single band over the entire VHF reception band. Then, it is connected to the oscillation element 33 using the variable capacitance diode VD 10 and the capacitors C 39 and C 40 as a coupling capacitor. That is, like the input circuit 22, the conventionally fixed coupling capacitor is made variable, and when the tuning capacitance increases during low channel reception, the Q of the tuning section decreases and the loss increases, so the coupling capacitance is increased. It makes it easier for signals to flow, and when receiving a Haitian channel, it reduces the coupling capacitance and widens the frequency variable range. Further, an oscillation element 33 connected to the tuning section 34
consists of transistor Q 6 and capacitor C 42 ,
Form a local oscillation circuit with C43 etc.
又、各端子IN,BU,BT,BV,AGC,BM,
IFは、それぞれ入力、UHF電源、チユーニング
電圧、VHF電源、AGC電圧、混合回路電源、IF
出力の各接続端子である。 Also, each terminal IN, BU, BT, BV, AGC, BM,
IF is input, UHF power supply, tuning voltage, VHF power supply, AGC voltage, mixed circuit power supply, IF respectively
These are the connection terminals for each output.
本考案によれば、VHFチユーナに含まれる各
同調部単一バンドにより形成したから、部品点数
が減り、加工費も減少して大幅なコスト低減化が
可能となる。
According to the present invention, since each tuning section included in the VHF tuner is formed by a single band, the number of parts is reduced and processing costs are also reduced, making it possible to significantly reduce costs.
第1図と第2図は本考案に係るVHFチユーナ
の実施例を示すブロツク図と回路図、第3図と第
4図は従来のVHFチユーナの具体例を示すブロ
ツク図と回路図である。
22……入力回路、23……高周波増幅回路、
24……周波数変換段、26,28,31,34
……同調部、29……混合回路、30……局部発
振回路、VD5,VD7,VD8,VD9……同調用可変
容量ダイオード、VD6,VD10……結合用可変容
量ダイオード、35……ピーキング回路、Q6…
…発振素子。
1 and 2 are a block diagram and a circuit diagram showing an embodiment of a VHF tuner according to the present invention, and FIGS. 3 and 4 are a block diagram and a circuit diagram showing a specific example of a conventional VHF tuner. 22...Input circuit, 23...High frequency amplification circuit,
24...Frequency conversion stage, 26, 28, 31, 34
... Tuning section, 29 ... Mixing circuit, 30 ... Local oscillation circuit, VD 5 , VD 7 , VD 8 , VD 9 ... Tuning variable capacitance diode, VD 6 , VD 10 ... Coupling variable capacitance diode, 35... Peaking circuit, Q 6 ...
...Oscillation element.
Claims (1)
混合回路と局部発振回路を含む周波数変換段から
成り、各回路の同調部に容量変化比が11以上の同
調用可変容量ダイオードと各回路間に結合する結
合用可変容量ダイオードとを使用すると共に上記
混合回路の入力側にピーキング回路を具備し、上
記各同調部をVHF全帯域に亘る単一バンドで形
成したことを特徴とするVHFチユーナ。 an RF input stage including an input circuit and a high frequency amplification circuit;
It consists of a frequency conversion stage including a mixing circuit and a local oscillation circuit, and uses a tuning variable capacitance diode with a capacitance change ratio of 11 or more in the tuning section of each circuit, and a coupling variable capacitance diode coupled between each circuit. A VHF tuner characterized in that a peaking circuit is provided on the input side of a mixing circuit, and each of the tuning sections described above is formed with a single band covering the entire VHF band.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP677589U JPH0543543Y2 (en) | 1989-01-23 | 1989-01-23 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP677589U JPH0543543Y2 (en) | 1989-01-23 | 1989-01-23 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0298524U JPH0298524U (en) | 1990-08-06 |
| JPH0543543Y2 true JPH0543543Y2 (en) | 1993-11-02 |
Family
ID=31211229
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP677589U Expired - Lifetime JPH0543543Y2 (en) | 1989-01-23 | 1989-01-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0543543Y2 (en) |
-
1989
- 1989-01-23 JP JP677589U patent/JPH0543543Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0298524U (en) | 1990-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20010016950A1 (en) | Cable modem tuner | |
| CN1036970C (en) | Double tuned circuit with balanced output and image trap | |
| JP3410620B2 (en) | U / D tuner | |
| US20030132819A1 (en) | Radio-frequency input stage | |
| JP2578854B2 (en) | Receiver circuit | |
| JP2002359788A (en) | Television receiver | |
| EP1467494A2 (en) | Television tuner | |
| JPH0724827Y2 (en) | UHF tuner mixing circuit | |
| US6701142B1 (en) | Mixer oscillator stage | |
| JPH0136365Y2 (en) | ||
| JPS6122382Y2 (en) | ||
| JPS6211090Y2 (en) | ||
| JPS5830334Y2 (en) | signal supply device | |
| JPS6416746U (en) | ||
| JPH0132433Y2 (en) | ||
| JPS623948Y2 (en) | ||
| JPS5827569Y2 (en) | tuner device | |
| US7366487B2 (en) | Receiving band switching circuit with reduced signal loss upon switching receiving band | |
| JPH03154433A (en) | electronic tuning tuner | |
| JPH04105723U (en) | electronic tuner | |
| JPH0136360Y2 (en) | ||
| JPS5821248Y2 (en) | All channel channel | |
| JPH0964769A (en) | Tuner for television | |
| JPS6216044Y2 (en) | ||
| JP2525443Y2 (en) | Tuner circuit |