JPH0573181B2 - - Google Patents
Info
- Publication number
- JPH0573181B2 JPH0573181B2 JP62000016A JP1687A JPH0573181B2 JP H0573181 B2 JPH0573181 B2 JP H0573181B2 JP 62000016 A JP62000016 A JP 62000016A JP 1687 A JP1687 A JP 1687A JP H0573181 B2 JPH0573181 B2 JP H0573181B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- terminal point
- terminal points
- points
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 14
- 230000005611 electricity Effects 0.000 claims 1
- 238000005259 measurement Methods 0.000 description 21
- 239000000523 sample Substances 0.000 description 10
- 239000004020 conductor Substances 0.000 description 8
- 238000011835 investigation Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000007547 defect Effects 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Landscapes
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Description
〔産業上の利用分野〕
本発明は、プリント基板等の回路網の接続関係
の情報を得るため、当該回路網の接続関係を調べ
る電気回路網の接続関係調査方法に関する。
〔従来の技術〕
絶縁基板上に多数の端子点を設け、これら端子
点のうちの所要のものどうしをプリント配線によ
り接続し、端子点に電気部品を接続することによ
り所定の機能を発揮せしめる装置はプリント基板
として知られている。このような装置において、
電気部品を装着する前の回路基板(以下、このよ
うな基板をベアボードという)は、同一のものが
多数製造されるが、これら製造されたベアボード
の中には、回路に欠陥を有するものが存在するお
それがある。そして、このような欠陥のあるベア
ボードを使用した場合、装置は初期の機能を発揮
することはできない。このため、製造されたベア
ボードは1枚毎に回路欠陥の有無をチエツクされ
る。
ところで、一般にベアボード製造時において
は、回路網設計時に存在する回路の接続関係の情
報を使用することが不可能である場合が多い。従
つて、この場合、製造されたベアボードの回路の
接続接続は未知である。そこで、複数のベアボー
ドの各端子点の静電容量値(その端子点に接続さ
れた導体の面積に比例する)を測定し、各ベアボ
ードの同一端子点の静電容量値が他と大きく異な
る(導体に断線、短絡が生じると上記面積が異な
り、静電容量値が異なる)ベアボードを除外し、
残つたベアボードのなかの1枚のベアボードを選
択し、このベアボードの回路の接続関係を調べ、
この接続関係を情報として記憶しておき、これを
基準のベアボードとして他のベアボードを当該情
報と照合してチエツクする方法が用いられてい
る。以下、基準のベアボードの接続関係の情報を
見出し、他のベアボードを検査する装置を第4図
により説明する。
第4図はベアボード検査方法に使用される装置
のブロツク図である。図で、1は検査対象となる
ベアボード、2は導電プレート、3はベアボード
1と導電プレート2の間に挿入された誘電層であ
る。4はベアボード1の端子穴(端子点)であ
り、ここに所定の電気部品が挿入される。
端子点4は多数形成されている。5はベアボー
ド1の回路を形成する導体であり、所定の端子点
間を電気的に接続する。6,7はこの検査装置の
プロープであり、それぞれ各端子点4に任意に挿
入される。10はプロープ6を所定の位置に移動
させ、その位置の端子点4に挿入させる位置決め
装置、11はプロープ7を同様に移動、挿入させ
る位置決め装置である。12はプロープ6とプロ
ープ7との間の抵抗値を測定する抵抗測定装置で
あり、各プロープ6,7が接触している端子点間
が導体5により接続されている場合は抵抗値が低
く、接続されていない場合は高い。13は導電プ
レート2とプロープ6又はプロープ7に接続され
る導体との間の静電容量値を測定する容量測定装
置であり、測定された値は当該端子点に接続され
ている導体5の延長距離にほぼ比例する。測定さ
れた容量値が近似する端子点相互は接続されてい
る可能性がある。14は位置決め装置10,1
1、抵抗測定装置12および容量測定装置13を
制御する制御コンピユータである。
この装置を用いた従来の接続関係調査方法は次
のとおりである。即ち、まず、プロープ6又はプ
ロープ7で全端子点の容量値を測定し、そのうち
の最大容量値およびその近似値を示す端子点を取
り出し、それら端子点について、2つの端子点の
組合せのすべてについて抵抗値を測定し、どの端
子点とどの端子点が接続されているかをチエツク
し、以下この手順を繰り返す。これにより、基準
となるベアボードの接続関係の情報を得ることが
できる。
〔発明が解決しようとする問題点〕
ところで、上記従来方法においては、接続され
た端子点の数が少ない回路が数多く存在するベア
ボードは、調査に多くの時間を要するのは明らか
である。これを図により説明する。第5図はベア
ボードの平面図である。図で、16はベアボー
ド、17は導体、P1〜P12はそれぞれ端子点であ
る。実際のベアボードでは端子点は数百〜数万点
備えられているが、図では説明を容易にするため
12個の端子点が示されている。図示の例では、1
つの導体に2つの端子点が接続された回路(複数
の端子点が接続されている1つの回路をネツトと
称する)が6つ存在する。この場合、各端子点
P1〜P12で測定される静電容量値はほぼ等しく、
これら各端子点P1〜P12のすべてについて調査を
必要とする。
この調査は次のように行われる。即ち、まず、
端子点P1と他の各端子点P2〜P12間の抵抗測定を
行う。その結果、端子点P1,P4が接続されてい
ることが判る。その測定回数は11回である。次
に、端子点P2について同様の測定を行う。この
場合の測定回数は、端子点P1との間は測定済み、
端子点P4との間は非接続であることが判るので、
9回である。このようにしてすべての端子点P1
〜P12の接続関係を調査するには36回の測定回数
を要する。
ところで、仮に1ネツトあたり10個の端子点を
有すれば、次の端子点を基準とした抵抗測定にお
いて、9個の端子点が測定対象から除外できるこ
とになり、次の測定における測定回数もそれだけ
減少されることになるが、上記のように2つの端
子点を有するネツトが多数存在すれば、1つの端
子点を基準とする抵抗測定毎に測定対象から除外
し得る端子点は少ないので、測定回数の減少は望
めず、測定時間は極めて長くなる。
本発明の目的は、上記従来技術の問題点を解決
し、抵抗測定回数を減少させることができ、これ
により接続関係の調査時間を短縮することができ
る電気回路網の接続関係調査方法を提供するにあ
る。
〔問題点を解決するための手段〕
上記の目的を達成するため、本発明は、基板上
の全端子点の静電容量値を測定し、近似する静電
容量値を示す各端子点について、それらの端子点
のうちのある端子点から所定の距離以内に存在す
る端子点を選び出し、当該ある端子点と選び出し
た端子点との間の抵抗測定を行い、これを上記各
端子点毎に順に行うことを特徴とする。
〔作用〕
まず、ベアボードの各端子点の静電容量値を測
定し、次に、近似した静電容量値をもつ端子点の
集合をつくり、この集合のうちの1つの端子点を
とりあげ、この1つの端子点からある距離以内に
ある端子点を選び出す。次いで、上記1つの端子
点と選び出された各端子点との間で抵抗測定を行
う。この方法を、上記集合内の各端子点について
順に実行する。ただし、以前の抵抗測定から接続
関係が判明している端子点間については抵抗測定
は行わない。このような方法により、抵抗測定回
数は大幅に減少する。
〔実施例〕
以下、本発明を図示の実施例に基づいて説明す
る。
第1図は本発明の実施例に係る接続関係調査方
法を説明するためのベアボードの平面図ある。図
では、第5図に示すものと同じベアボードが示さ
れている。C1は端子点P1を中心とし半径lの円
で囲まれる仮想の領域を示す。同様に、C2,C3,
……C11,C12も、それぞれ端子点P2,P3,……
P11,P12を中心とし半径lの円で囲まれる仮想の
領域を示す。
本実施例では、先ず最初に、各端子点P1〜P12
の静電容量値を第4図に示す装置を用いて測定す
る。これらの抵抗はほぼ同一の値を示すはずであ
り、したがつて、これら各端子点P1〜P12は同一
ネツトにある可能性ありと判断される。そこで、
次の段階として、各端子点P1〜P12の接続関係を
第4図に示す装置を用いて抵抗測定することによ
り調査する。この調査方法を以下に説明する。
最初に、端子点P1を特定し、領域C1を定める。
そして、この領域C1内に存在する端子点を選び
出す。選び出される端子点は端子点P2,P4であ
る。各端子点の位置は座標値として記憶されてい
るので、領域C1の端子点P2,P4は第4図に示す
制御コンピユータ14により直ちに算出される。
次いで、端子点P1−P2間および端子点P1−P4間
の抵抗測定を行う。
端子点P1について上記の抵抗測定が終了する
と、今度は端子点P2を特定し、その領域C2を定
めてその範囲内にある端子点P1,P3,P5を選び
出す。そして、端子点P2と選び出された端子点
との間で抵抗測定を行う。この場合、端子点P2
−P1間の抵抗測定は既に実行されているので、
端子点P2−P3間および端子点P2−P5間の抵抗測
定のみが行われる。
このように、端子点P1〜P12を順次特定し、そ
の特定した端子点と、その端子点の領域内の端子
点との抵抗測定を行うと次頁の表のようになる。
[Industrial Field of Application] The present invention relates to a method for investigating the connection relationship of an electrical circuit network, which investigates the connection relationship of a circuit network such as a printed circuit board in order to obtain information on the connection relationship of the circuit network. [Prior Art] A device in which a large number of terminal points are provided on an insulating substrate, required terminal points are connected to each other by printed wiring, and a predetermined function is achieved by connecting electrical parts to the terminal points. is known as a printed circuit board. In such a device,
Many identical circuit boards (hereinafter referred to as bare boards) before electrical components are mounted are manufactured, but some of these manufactured bare boards have defects in their circuits. There is a risk of If such a defective bare board is used, the device will not be able to perform its initial functions. For this reason, each manufactured bare board is checked for circuit defects. By the way, in general, when manufacturing a bare board, it is often impossible to use information about circuit connection relationships that exists when designing a circuit network. Therefore, in this case, the circuit connections of the manufactured bare board are unknown. Therefore, we measured the capacitance value (proportional to the area of the conductor connected to that terminal point) at each terminal point of multiple bare boards, and found that the capacitance value at the same terminal point on each bare board was significantly different from the others ( (If a disconnection or short circuit occurs in the conductor, the above area will be different and the capacitance value will be different.) Excluding bare boards,
Select one of the remaining bare boards, check the circuit connections on this bare board,
A method is used in which this connection relationship is stored as information, and this bare board is used as a reference to check other bare boards by comparing this information with the bare board. Hereinafter, an apparatus for finding connection relationship information of a reference bare board and inspecting other bare boards will be explained with reference to FIG. FIG. 4 is a block diagram of an apparatus used in the bare board inspection method. In the figure, 1 is a bare board to be inspected, 2 is a conductive plate, and 3 is a dielectric layer inserted between the bare board 1 and the conductive plate 2. 4 is a terminal hole (terminal point) of the bare board 1, into which a predetermined electrical component is inserted. A large number of terminal points 4 are formed. A conductor 5 forms a circuit of the bare board 1 and electrically connects predetermined terminal points. Reference numerals 6 and 7 are probes of this inspection device, which are inserted into each terminal point 4 arbitrarily. 10 is a positioning device that moves the probe 6 to a predetermined position and inserts it into the terminal point 4 at that position; 11 is a positioning device that similarly moves and inserts the probe 7. 12 is a resistance measuring device that measures the resistance value between the probe 6 and the probe 7; when the terminal points where the respective probes 6 and 7 are in contact are connected by the conductor 5, the resistance value is low; High if not connected. 13 is a capacitance measuring device that measures the capacitance value between the conductive plate 2 and the conductor connected to the probe 6 or the probe 7, and the measured value is the extension of the conductor 5 connected to the terminal point. Approximately proportional to distance. Terminal points whose measured capacitance values are similar may be connected to each other. 14 is a positioning device 10,1
1. A control computer that controls the resistance measuring device 12 and the capacitance measuring device 13. A conventional connection relationship investigation method using this device is as follows. That is, first, measure the capacitance values of all terminal points with probe 6 or probe 7, pick out the terminal points showing the maximum capacitance value and its approximate value, and measure all the combinations of two terminal points for those terminal points. Measure the resistance, check which terminal points are connected, and repeat this procedure. This makes it possible to obtain information on the connection relationship of bare boards that serve as a reference. [Problems to be Solved by the Invention] By the way, in the conventional method described above, it is clear that it takes a lot of time to investigate a bare board in which there are many circuits with a small number of connected terminal points. This will be explained using a diagram. FIG. 5 is a plan view of the bare board. In the figure, 16 is a bare board, 17 is a conductor, and P 1 to P 12 are terminal points, respectively. An actual bare board has hundreds to tens of thousands of terminal points, but the diagram is shown for ease of explanation.
Twelve terminal points are shown. In the illustrated example, 1
There are six circuits in which two terminal points are connected to one conductor (one circuit to which a plurality of terminal points are connected is called a net). In this case, each terminal point
The capacitance values measured at P 1 to P 12 are approximately equal,
All of these terminal points P 1 to P 12 need to be investigated. This investigation will be conducted as follows. That is, first,
Measure the resistance between terminal point P 1 and each of the other terminal points P 2 to P 12 . As a result, it can be seen that terminal points P 1 and P 4 are connected. The number of measurements was 11. Next, similar measurements are made for terminal point P2 . In this case, the number of measurements is already measured between terminal point P1 ,
It can be seen that there is no connection between terminal point P4 , so
9 times. In this way all terminal points P 1
It takes 36 measurements to investigate the connection relationship of ~ P12 . By the way, if each net has 10 terminal points, 9 terminal points can be excluded from the measurement target when measuring resistance based on the next terminal point, and the number of measurements in the next measurement will be reduced accordingly. However, if there are many nets with two terminal points as described above, there are few terminal points that can be excluded from the measurement target each time resistance is measured using one terminal point as a reference. No reduction in the number of measurements can be expected, and the measurement time will be extremely long. SUMMARY OF THE INVENTION An object of the present invention is to provide a method for investigating connections in an electric circuit network, which can solve the problems of the prior art described above, reduce the number of resistance measurements, and thereby shorten the time required to investigate connections. It is in. [Means for Solving the Problems] In order to achieve the above object, the present invention measures the capacitance values of all terminal points on the board, and measures the capacitance values of each terminal point showing an approximate capacitance value. Select a terminal point that exists within a predetermined distance from a certain terminal point among those terminal points, measure the resistance between the certain terminal point and the selected terminal point, and measure the resistance for each terminal point in turn. It is characterized by doing. [Operation] First, measure the capacitance value of each terminal point on the bare board, then create a set of terminal points with similar capacitance values, pick one terminal point from this set, and Select terminal points within a certain distance from one terminal point. Next, resistance measurement is performed between the one terminal point and each selected terminal point. This method is performed for each terminal point in the set in turn. However, resistance measurements are not performed between terminal points whose connection relationship is known from previous resistance measurements. Such a method significantly reduces the number of resistance measurements. [Example] The present invention will be described below based on the illustrated example. FIG. 1 is a plan view of a bare board for explaining a connection relationship investigation method according to an embodiment of the present invention. In the figure, the same bare board as shown in FIG. 5 is shown. C 1 indicates a virtual area surrounded by a circle having a radius l and having the terminal point P 1 as its center. Similarly, C 2 , C 3 ,
...C 11 and C 12 are also terminal points P 2 , P 3 , ... respectively.
A virtual area surrounded by a circle with radius l centered on P 11 and P 12 is shown. In this embodiment, first, each terminal point P 1 to P 12
The capacitance value of is measured using the apparatus shown in FIG. These resistances should exhibit almost the same value, and therefore, it is determined that there is a possibility that these terminal points P 1 to P 12 are on the same net. Therefore,
In the next step, the connection relationship between the terminal points P1 to P12 is investigated by measuring the resistance using the apparatus shown in FIG. This investigation method will be explained below. First, the terminal point P 1 is specified and the area C 1 is defined.
Then, terminal points existing within this area C1 are selected. The selected terminal points are terminal points P 2 and P 4 . Since the position of each terminal point is stored as a coordinate value, the terminal points P 2 and P 4 in the area C 1 are immediately calculated by the control computer 14 shown in FIG. 4.
Next, resistance measurements are performed between terminal points P 1 and P 2 and between terminal points P 1 and P 4 . When the above-described resistance measurement for terminal point P 1 is completed, terminal point P 2 is specified, its area C 2 is determined, and terminal points P 1 , P 3 , and P 5 within that range are selected. Then, resistance measurement is performed between the terminal point P2 and the selected terminal point. In this case, terminal point P 2
Since the resistance measurement between −P 1 has already been performed,
Only resistance measurements are made between terminal points P 2 - P 3 and between terminal points P 2 - P 5 . In this way, if the terminal points P 1 to P 12 are sequentially identified and the resistances of the identified terminal points and the terminal points within the area of the identified terminal points are measured, the result will be as shown in the table on the next page.
【表】【table】
以上述べたように、本発明では、静電容量値が
近似している各端子点について、各端子点を順に
特定端子点とし、特定端子点と、特定端子点から
所定の距離以内に存在する端子点との間の抵抗測
定を行うようにしたので、抵抗測定回数を著しく
減少させることができ、接続関係の調査時間を大
幅に短縮することができる。
As described above, in the present invention, for each terminal point whose capacitance values are similar, each terminal point is designated as a specific terminal point in order, and the terminal points that exist within a predetermined distance from the specific terminal point are Since the resistance is measured between the terminal point and the terminal point, the number of resistance measurements can be significantly reduced, and the time required to investigate connection relationships can be significantly shortened.
第1図は本発明の実施例に係る接続関係調査方
法を説明するベアボードの平面図、第2図および
第3図は本発明の接続関係調査方法の手順を説明
するフローチヤート、第4図はベアボードの接続
関係調査に使用される装置のブロツク図、第5図
はベアボードの平面図である。
16……ベアボード、P1〜P12……端子点、C1
〜C12……領域。
FIG. 1 is a plan view of a bare board for explaining the connection relationship investigation method according to the embodiment of the present invention, FIGS. 2 and 3 are flowcharts for explaining the procedure of the connection relationship investigation method of the present invention, and FIG. 4 is a FIG. 5 is a block diagram of a device used to investigate connection relationships of bare boards, and FIG. 5 is a plan view of the bare board. 16...Bare board, P 1 to P 12 ...Terminal point, C 1
~ C 12 ... area.
Claims (1)
点およびこれら端子点のうちの所要のものどうし
を接続する回路を備えた電気回路網において、全
端子点の導電プレートとの間の静電容量値を測定
し、当該静電容量値が近似している各端子点につ
いて、順に、その端子点から所定の距離内に存在
する端子点との間の抵抗測定を行うことを特徴と
する電気回路網の接続関係調査方法。1. In an electrical circuit network that has a large number of terminal points connecting electrical elements on a board and circuits that connect required ones of these terminal points, the electrostatic charge between all the terminal points and the conductive plate Electricity characterized by measuring a capacitance value, and sequentially measuring the resistance between each terminal point whose capacitance value is similar to a terminal point existing within a predetermined distance from that terminal point. A method for investigating connections in circuit networks.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62000016A JPS63168577A (en) | 1987-01-05 | 1987-01-05 | Inspection of connecting relationship for electric network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62000016A JPS63168577A (en) | 1987-01-05 | 1987-01-05 | Inspection of connecting relationship for electric network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63168577A JPS63168577A (en) | 1988-07-12 |
| JPH0573181B2 true JPH0573181B2 (en) | 1993-10-13 |
Family
ID=11462628
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62000016A Granted JPS63168577A (en) | 1987-01-05 | 1987-01-05 | Inspection of connecting relationship for electric network |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63168577A (en) |
-
1987
- 1987-01-05 JP JP62000016A patent/JPS63168577A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63168577A (en) | 1988-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3558434B2 (en) | Electrical wiring inspection method and apparatus | |
| JPH04309875A (en) | In-circuit tester | |
| GB2406914A (en) | Testing electrical continuity through the connector of a circuit assembly | |
| JPS635274A (en) | Method and device for inspecting printed substrate | |
| US5432460A (en) | Apparatus and method for opens and shorts testing of a circuit board | |
| US20160216302A1 (en) | Determining the current return path integrity in an electric device connected or connectable to a further device | |
| US4290015A (en) | Electrical validator for a printed circuit board test fixture and a method of validation thereof | |
| JPH04503105A (en) | Electrical circuit testing | |
| JPH11101841A (en) | Conductive paste through-hole type double-sided printed wiring board and its electrical property testing device | |
| CN220650802U (en) | Sensor device for detecting electrical defects in a device under test | |
| JP2000009755A (en) | Jig board for printed circuit board inspection and printed circuit board inspection method | |
| US3471778A (en) | Method of testing an ordered,multi-element electrical circuit array including connecting certain elements in common | |
| JPH0573181B2 (en) | ||
| US6894513B2 (en) | Multipoint plane measurement probe and methods of characterization and manufacturing using same | |
| US7071717B2 (en) | Universal test fixture | |
| CN117368820A (en) | Calibration device, differential fixture and related devices and systems | |
| JPS62250375A (en) | Method for investigating inter-connection relation of electric network | |
| JP2014020815A (en) | Substrate inspection device and substrate inspection method | |
| US9648727B2 (en) | Fault detection optimized electronic circuit and method | |
| JPS626653B2 (en) | ||
| JP3436183B2 (en) | Semiconductor inspection apparatus and inspection method using the same | |
| JP2000346898A (en) | Inspection apparatus and inspection method for wiring board | |
| JP2591453B2 (en) | Burn-in board inspection apparatus and burn-in board inspection method | |
| JPS59119276A (en) | Insulation resistance measuring device | |
| JPS60111973A (en) | Circuit board connection discriminating apparatus |