JPH0638440B2 - Probe card - Google Patents

Probe card

Info

Publication number
JPH0638440B2
JPH0638440B2 JP62040701A JP4070187A JPH0638440B2 JP H0638440 B2 JPH0638440 B2 JP H0638440B2 JP 62040701 A JP62040701 A JP 62040701A JP 4070187 A JP4070187 A JP 4070187A JP H0638440 B2 JPH0638440 B2 JP H0638440B2
Authority
JP
Japan
Prior art keywords
ceramic substrate
contact
contact pads
probe card
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62040701A
Other languages
Japanese (ja)
Other versions
JPS63207146A (en
Inventor
益男 山崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62040701A priority Critical patent/JPH0638440B2/en
Publication of JPS63207146A publication Critical patent/JPS63207146A/en
Publication of JPH0638440B2 publication Critical patent/JPH0638440B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Measuring Leads Or Probes (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はプローブカードに関し、特にLSIのウェーハ
テスト時に使用するプローブカードに関する。
TECHNICAL FIELD The present invention relates to a probe card, and more particularly to a probe card used during a wafer test of an LSI.

〔従来の技術〕[Conventional technology]

従来、この種のプローブカードは、LSIのウェーハテ
スト時に探針によってLSIに形成されたバンプに接触
してテストを行っている。
Conventionally, this type of probe card is tested by contacting a bump formed on the LSI with a probe during a wafer test of the LSI.

第8図は従来のプローブカードの一例の平面図、第9図
は第8図のプローブカードの側面図である。
FIG. 8 is a plan view of an example of a conventional probe card, and FIG. 9 is a side view of the probe card of FIG.

第8図及び第9図に示すように、多層のセラミック基板
41の一方の面上には複数個の測定用の探針42が設け
られ、セラミック基板41の他方の面上にはプローブ装
置との接続用コネクタピン43が設けられている。
As shown in FIGS. 8 and 9, a plurality of measuring probes 42 are provided on one surface of the multilayer ceramic substrate 41, and the probe device is provided on the other surface of the ceramic substrate 41. Connector pins 43 for connection are provided.

探針42は接続用コネクタピンの所定のものと接続され
ていて、探針42をLSIウェーハのバンプに接触する
ことにより、プローブ装置でLSIの特性試験を行って
いた。
The probe 42 is connected to a predetermined one of the connector pins for connection, and the probe device performs a characteristic test of the LSI by contacting the bump with the bump of the LSI wafer.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

上述した従来のプローブカードは、探針によってLSI
のバンプに接触しているので、1辺当りに従来より小型
で多数のバンプをもつLSI用のプローブカードは、よ
り細い探針を使うことになり製造が困難となり、かつ、
細い探針であるため強度が減少し、多数使用に耐えらて
ないという欠点がある。
The above-mentioned conventional probe card is a
Since it is in contact with the bumps, the probe card for LSI, which has a smaller number of bumps per side and has a larger number of bumps per side, uses a finer probe, which makes it difficult to manufacture.
Since it is a thin probe, its strength is reduced and it cannot withstand many uses.

又、LSIテスト時にバンプ接触用の探針を損傷した場
合、探針の修理及び交換がむつかしいので、損傷したプ
ローブカードでのテストができなくなるという欠点があ
る。
In addition, if the probe for bump contact is damaged during the LSI test, it is difficult to repair and replace the probe, which makes it impossible to perform a test with a damaged probe card.

更に、一枚のプローブカードでは一種類のLSIしかテ
ストできないという欠点がある。
Further, there is a drawback that only one type of LSI can be tested with one probe card.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のプローブカードは、多層の第1のセラミック基
板と該第1のセラミック基板の一方の面上に設けた複数
の第1の接触用パッドと前記第1のセラミック基板の他
方の面上に設けた前記第1の接触用パッドそれぞれに接
続される複数の接続用コネクタピンとを備える基体と、
第2のセラミック基板と該第2のセラミック基板の一方
の面上に設けた前記第1の接触用パッドのうちの選択さ
れた複数の接触用パッドそれぞれに接触する複数の第2
の接触用パッドと前記第2のセラミック基板の他方の面
上に設けた所定の配列をなし前記第2の接触用パッドそ
れぞれと接続される複数の測定用パッドとを備えた測定
部を有し、前記選択された複数の第1の接触用パッドの
それぞれに、対応する前記第2の接触用パッドを重ね合
わせて接触させ、前記第2のセラミック基板を前記第1
のセラミック基板にねじにより取付けることを特徴とす
る。
The probe card of the present invention comprises a multi-layered first ceramic substrate, a plurality of first contact pads provided on one surface of the first ceramic substrate, and the other surface of the first ceramic substrate. A base body having a plurality of connection connector pins connected to each of the provided first contact pads;
A second ceramic substrate and a plurality of second contact pads that are respectively in contact with a plurality of contact pads selected from the first contact pads provided on one surface of the second ceramic substrate.
A contact pad and a plurality of measurement pads that are arranged on the other surface of the second ceramic substrate and are connected to the second contact pads. , The corresponding second contact pads are superposed on and brought into contact with each of the selected plurality of first contact pads, and the second ceramic substrate is contacted with the first contact pads.
It is characterized in that it is attached to the ceramic substrate of (1) with screws.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be described with reference to the drawings.

第1図は本発明の一実施例の平面図、第2図は第1図の
実施例の側面図である。
FIG. 1 is a plan view of an embodiment of the present invention, and FIG. 2 is a side view of the embodiment of FIG.

第1図及び第2図に示すように、本実施例は基体1と測
定部2とを含む。測定部2は基体1に位置合せ穴3を基
準にして止ねじ4で固定される。
As shown in FIGS. 1 and 2, this embodiment includes a substrate 1 and a measuring section 2. The measuring part 2 is fixed to the base body 1 with a set screw 4 with the alignment hole 3 as a reference.

第3図は第1図の基体の平面図、第4図は第3図の基体
の側面図である。
3 is a plan view of the base body of FIG. 1, and FIG. 4 is a side view of the base body of FIG.

第3図及び第4図に示すように基体1は多層の第1のセ
ラミック基板11の一方の面上に複数個の第1の接触用
パッド12を配列し、セラミック基板11の他方の面上
にプローブ装置との接続用の複数個の接続用コネクタピ
ン13を設けて、セラミック基板11に埋設した配線に
よりそれぞれの接触用パッド12を対応するそれぞれの
接続用コネクタピン13に接続している。セラミック基
板11には位置合せ穴3と取付用ねじ穴14が設けられ
る。
As shown in FIGS. 3 and 4, the base 1 has a plurality of first contact pads 12 arranged on one surface of a multi-layered first ceramic substrate 11 and arranged on the other surface of the ceramic substrate 11. A plurality of connecting connector pins 13 for connecting to the probe device are provided, and the contact pads 12 are connected to the corresponding connecting connector pins 13 by wiring embedded in the ceramic substrate 11. The ceramic substrate 11 is provided with an alignment hole 3 and a mounting screw hole 14.

次に、第5図は第1図の測定部の平面図、第6図は第5
図の測定部の側面図である。
Next, FIG. 5 is a plan view of the measuring section of FIG. 1, and FIG.
It is a side view of the measurement part of the figure.

第5図及び第6図に示すように、測定部2はセラミック
基板11より小型の第2のセラミック基板21の一方の
面上に基体1の接触用パッド12のうちの選択された複
数個の接触用パッドに対応した第2の接触用パッド22
を配列し、セラミック基板21の他方の面に測定すべき
LSIのバンプに対応しセラミック基板21に埋設した
配線により接触用パッド22それぞれに接続された複数
個の測定用パッド23が設けられる。なお、セラミック
基板21には位置合せ穴3に対応する位置合せ穴24
と、取付用ねじ穴14に対応する取付用ねじ穴25とが
設けられる。
As shown in FIGS. 5 and 6, the measuring unit 2 includes a plurality of selected contact pads 12 of the base 1 on one surface of a second ceramic substrate 21 which is smaller than the ceramic substrate 11. Second contact pad 22 corresponding to the contact pad
Are arranged, and a plurality of measurement pads 23 corresponding to the bumps of the LSI to be measured are provided on the other surface of the ceramic substrate 21 and are connected to the contact pads 22 by wiring embedded in the ceramic substrate 21. The ceramic substrate 21 has alignment holes 24 corresponding to the alignment holes 3.
And a mounting screw hole 25 corresponding to the mounting screw hole 14 are provided.

第3図に示す基体1と第5図に示す測定部2とを位置合
せ穴3及び24を基準にして接触用パッド12と接触用
パッド12に対応する接触用パッド22とが正確に接触
するように重ね合せ、取付用ねじ穴14と25とを止ね
じ4で固定して第1図に示すプローブカードを組立て
る。
The base 1 shown in FIG. 3 and the measuring unit 2 shown in FIG. 5 are accurately brought into contact with the contact pad 12 and the contact pad 22 corresponding to the contact pad 12 with reference to the alignment holes 3 and 24. Then, the mounting screw holes 14 and 25 are fixed by the set screw 4, and the probe card shown in FIG. 1 is assembled.

第7図は測定されるウェーハの平面図である。FIG. 7 is a plan view of the wafer to be measured.

次に、第5図に示す測定用パッド23の面を第7図に示
すウェーハ31の面へ向けて、位置合せ穴3及び24に
よって位置合せを行い、LSI322のバンプ33と測
定用パッド23が合ったところでLSI32のテストを
行う。
Next, the surface of the measurement pad 23 shown in FIG. 5 is directed to the surface of the wafer 31 shown in FIG. 7 and alignment is performed by the alignment holes 3 and 24, and the bumps 33 of the LSI 322 and the measurement pad 23 are aligned. When it matches, the LSI 32 is tested.

このように構成することにより、測定されるLSIのバ
ンプの配列に対応した測定用パッドを有する測定部を各
種準備して多種類のLSIの測定を行うことが可能にな
る。
With such a configuration, it becomes possible to prepare various kinds of measurement units having measurement pads corresponding to the arrangement of the bumps of the LSI to be measured, and perform measurement of many types of LSI.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明のプローブカードは、プロー
ブ装置との接続用コネクタピンに接続された第1の接触
用パッドを有する基体上にLSIのバンプと同配列の測
定用パッドと測定用パッドに接続された第1の接触用パ
ッドの選択されたものと接触する第2の接触用パッドを
有する測定部を重ねて固定することにより、従来の探針
による場合に比べ一辺当りに小型で多数のバンプをもつ
LSIの測定が可能になるという効果がある。
As described above, the probe card of the present invention has the measurement pad and the measurement pad in the same arrangement as the bumps of the LSI on the substrate having the first contact pad connected to the connector pin for connection with the probe device. By fixing the measuring part having the second contact pad that comes into contact with the selected one of the connected first contact pads in an overlapping manner, the size and the size of each side are smaller than those of the conventional probe. There is an effect that it becomes possible to measure an LSI having bumps.

又、測定用パッドの損傷及び磨耗によって測定部が使用
不能になっても容易に交換ができるという効果がある。
Further, even if the measuring portion becomes unusable due to damage or wear of the measuring pad, there is an effect that it can be easily replaced.

更に、基体の接触用パッドの配列に汎用性を考慮するこ
とにより、測定用パッドの配列の異なる測定部を準備し
て多種類のLSIの測定ができるという効果がある。
Further, by considering versatility in the arrangement of the contact pads on the base, there is an effect that it is possible to prepare a measurement unit having a different arrangement of the measurement pads and measure various kinds of LSIs.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例の平面図、第2図は第1図の
実施例の側面図、第3図は第1図の基体の平面図、第4
図は第3図の基体の側面図、第5図は第1図の測定部の
平面図、第6図は第5図の測定部の側面図、第7図は測
定されるウェーハの平面図、第8図は従来のプローブカ
ードの一例の平面図、第9図は第8図のプローブカード
の側面図である。 1……基体、2……測定部、3……位置合せ穴、4……
止ねじ、11……セラミック基板、12……接触用パッ
ド、13……接続用コネクタピン、14……取付用ねじ
穴、21……セラミック基板、22……接触用パッド、
23……測定用パッド、24……位置合せ穴、25……
取付用ねじ穴、31……ウェーハ、32……LSI、3
3……バンプ、41……セラミック基板、42……探
針、43……接続用コネクタピン。
1 is a plan view of an embodiment of the present invention, FIG. 2 is a side view of the embodiment of FIG. 1, FIG. 3 is a plan view of the substrate of FIG. 1, and FIG.
FIG. 5 is a side view of the substrate shown in FIG. 3, FIG. 5 is a plan view of the measuring section shown in FIG. 1, FIG. 6 is a side view of the measuring section shown in FIG. 5, and FIG. 7 is a plan view of the wafer to be measured. FIG. 8 is a plan view of an example of a conventional probe card, and FIG. 9 is a side view of the probe card of FIG. 1 ... Substrate, 2 ... Measuring part, 3 ... Alignment hole, 4 ...
Set screw, 11 ... Ceramic substrate, 12 ... Contact pad, 13 ... Connection connector pin, 14 ... Mounting screw hole, 21 ... Ceramic substrate, 22 ... Contact pad,
23 ... Measuring pad, 24 ... Alignment hole, 25 ...
Mounting screw holes, 31 ... Wafer, 32 ... LSI, 3
3 ... Bump, 41 ... Ceramic substrate, 42 ... Probe, 43 ... Connector pin for connection.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】多層の第1のセラミック基板と該第1のセ
ラミック基板の一方の面上に設けた複数の第1の接触用
パッドと前記第1のセラミック基板の他方の面上に設け
た、前記第1の接触用パッドそれぞれに接続される複数
の接続用コネクタピンとを備える基体と、第2のセラミ
ック基板と該第2のセラミック基板の一方の面上に設け
た、前記第1の接触用パッドのうちの選択された複数の
第1の接触用パッドにそれぞれ接触する複数の第2の接
触用パッドと前記第2のセラミック基板の他方の面上に
設けた所定の配列をなし前記第2の接触用パッドそれぞ
れと接続される複数の測定用パッドとを備えた測定部を
有し、前記選択された複数の第1の接触用パッドのそれ
ぞれに、対応する前記第2の接触用パッドを重ね合せて
接触させ、前記第2のセラミック基板を前記第1のセラ
ミック基板にねじにより取付けることを特徴とするプロ
ーブカード。
1. A multi-layered first ceramic substrate, a plurality of first contact pads provided on one surface of the first ceramic substrate, and a plurality of first contact pads provided on the other surface of the first ceramic substrate. A base having a plurality of connection connector pins connected to the first contact pads, a second ceramic substrate, and the first contact provided on one surface of the second ceramic substrate. A plurality of second contact pads that are respectively in contact with a plurality of selected first contact pads of the pad and a predetermined arrangement provided on the other surface of the second ceramic substrate. The second contact pad corresponding to each of the plurality of selected first contact pads, the measurement unit having a plurality of measurement pads connected to each of the two contact pads. And make contact with each other. Probe card, wherein the ceramic substrate be attached by the first ceramic substrate to the screw.
JP62040701A 1987-02-23 1987-02-23 Probe card Expired - Lifetime JPH0638440B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62040701A JPH0638440B2 (en) 1987-02-23 1987-02-23 Probe card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62040701A JPH0638440B2 (en) 1987-02-23 1987-02-23 Probe card

Publications (2)

Publication Number Publication Date
JPS63207146A JPS63207146A (en) 1988-08-26
JPH0638440B2 true JPH0638440B2 (en) 1994-05-18

Family

ID=12587876

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62040701A Expired - Lifetime JPH0638440B2 (en) 1987-02-23 1987-02-23 Probe card

Country Status (1)

Country Link
JP (1) JPH0638440B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5546012A (en) * 1994-04-15 1996-08-13 International Business Machines Corporation Probe card assembly having a ceramic probe card

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5422471U (en) * 1977-07-15 1979-02-14
JPS5822144U (en) * 1981-08-06 1983-02-10 泉工医科工業株式会社 Membrane oxygenator
JPS58148934A (en) * 1982-03-02 1983-09-05 Kokusai Denshin Denwa Co Ltd <Kdd> Measurement system of transmission characteristic of optical transmission line
JPS593581U (en) * 1982-06-30 1984-01-11 宇呂電子工業株式会社 High frequency shielding metal case for cable television
JPS59171131A (en) * 1983-01-13 1984-09-27 Fujitsu Ltd Method for testing semiconductor integrated circuit
JPS62217627A (en) * 1986-03-18 1987-09-25 Mitsubishi Electric Corp Probing device for semiconductor element

Also Published As

Publication number Publication date
JPS63207146A (en) 1988-08-26

Similar Documents

Publication Publication Date Title
KR100495847B1 (en) Probe contact system having planarity adjustment mechanism
KR100500452B1 (en) Ball Grid Array Package Test Apparatus and Method
USRE46075E1 (en) Full-water test and burn-in mechanism
JP2764854B2 (en) Probe card and inspection method
JPH0638440B2 (en) Probe card
JPS62269075A (en) Apparatus for inspecting printed circuit board
US20030197514A1 (en) System and method for testing a printed circuit board by employing a ceramic substrate with micro-probes formed on the ceramic substrate
JP2767991B2 (en) Inspection board, circuit board inspection method and circuit board inspection apparatus
JP2926759B2 (en) Semiconductor integrated circuit measurement jig
US7459925B1 (en) Probe card
JP2827355B2 (en) Semiconductor integrated device and inspection method thereof
JPH07183341A (en) Probe test head
JPH0823013A (en) Prober for wafer
JPH04252964A (en) Tester head
JPH0432757Y2 (en)
KR0117115Y1 (en) Probe card for wafer test
JP2705288B2 (en) Circuit board inspection method, inspection board, and circuit board inspection device
JPS6137776B2 (en)
JPS62259453A (en) Probe card
TWI604204B (en) Testing device for testing electrical property of probe head and testing method thereof
JPH04199836A (en) Semiconductor device test probe card
JPH03221883A (en) Device and method for testing semiconductor ic
JPS6170734A (en) Probe card
JPH03200344A (en) Method of measuring conductor resistance of circuit board
JPH01134277A (en) Reliability testing device