JPH07297645A - Detection circuit - Google Patents

Detection circuit

Info

Publication number
JPH07297645A
JPH07297645A JP9027094A JP9027094A JPH07297645A JP H07297645 A JPH07297645 A JP H07297645A JP 9027094 A JP9027094 A JP 9027094A JP 9027094 A JP9027094 A JP 9027094A JP H07297645 A JPH07297645 A JP H07297645A
Authority
JP
Japan
Prior art keywords
reference voltage
detector
circuit
detection
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9027094A
Other languages
Japanese (ja)
Other versions
JP3259117B2 (en
Inventor
Yukihiro Yahagi
行弘 矢作
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP09027094A priority Critical patent/JP3259117B2/en
Publication of JPH07297645A publication Critical patent/JPH07297645A/en
Application granted granted Critical
Publication of JP3259117B2 publication Critical patent/JP3259117B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Control Of Amplification And Gain Control (AREA)
  • Transmitters (AREA)

Abstract

PURPOSE:To provide a detection circuit which detects the input signal by a detector to output the DC voltage via a differential amplifier, increases its dynamic range in a simple circuit constitution and with no external control, and also secures the stable output voltage regardless of the change of ambient temperature. CONSTITUTION:A loose coupler 4 is placed at the input side of a detector 7 against the main path of the input signal RF, and a reference voltage generating circuit 8 inputs a part of the signal RF that is taken out of the coupler 4 and has the same constitution as the detector 7 to output the reference voltage Vref. Meanwhile a differential amplifier 1 inputs the output of both detector 7 and circuit 8 and outputs them after amplification. The diodes 2 and 3 contained in the detector 7 and the circuit 8 have the same characteristic.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、入力される電力をモニ
タするための検波回路に関し、特に、ダイナミックレン
ジを拡大できる検波回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a detector circuit for monitoring input power, and more particularly to a detector circuit capable of expanding a dynamic range.

【0002】[0002]

【従来の技術】一般に、この種の検波回路は、図3に示
されているように、モニタされるべき入力電力Pinを
もつ入力信号RFを受け、この入力信号RFを検波して
検波電圧Vdetを出力する検波器7と、予め定められ
た基準電圧Vrefを出力する基準電圧発生回路9と、
検波電圧Vdet及び基準電圧Vrefを受け、両者の
差に応じた出力電圧Voutを送出するオペアンプ等の
差動増幅器1とを備えている。
2. Description of the Related Art Generally, as shown in FIG. 3, a detection circuit of this type receives an input signal RF having an input power Pin to be monitored, detects the input signal RF, and detects a detection voltage Vdet. And a reference voltage generation circuit 9 for outputting a predetermined reference voltage Vref,
A differential amplifier 1 such as an operational amplifier which receives the detection voltage Vdet and the reference voltage Vref and outputs an output voltage Vout according to the difference between the two is provided.

【0003】具体的に説明すると、検波器7は入力信号
RFをダイオード2で検波したのちローパスフィルタ5
を介してバイアス抵抗器に供給し、検波電圧Vdetを
出力する。一方、基準電圧発生回路9はバイアス抵抗器
によって定まる一定の基準電圧Vrefを出力してい
る。
More specifically, the detector 7 detects the input signal RF with the diode 2 and then detects the low-pass filter 5.
To the bias resistor to output the detection voltage Vdet. On the other hand, the reference voltage generating circuit 9 outputs a constant reference voltage Vref determined by the bias resistor.

【0004】図4(a)は図3における入力信号RFの
入力電力Pinの大きさに応じた検波電圧Vdetと基
準電圧Vrefとの特性、また図4(b)は検波回路の
出力電圧Voutの特性をそれぞれ示す特性図である。
図4(a)に示すように検波器7から出力される検波電
圧Vdetは入力電力Pinの大きさに応じて非直線的
(対数特性)に変化する。一方、基準電圧Vrefはほ
ぼ一定の電圧値を示す。また、差動増幅器1の出力電圧
Voutは、差動増幅器1の入力を分圧する抵抗器の抵
抗値をそれぞれRf及びRsとすれば次の理論式によっ
て現される。
FIG. 4A shows the characteristics of the detection voltage Vdet and the reference voltage Vref according to the magnitude of the input power Pin of the input signal RF in FIG. 3, and FIG. 4B shows the output voltage Vout of the detection circuit. It is a characteristic view which shows each characteristic.
As shown in FIG. 4A, the detection voltage Vdet output from the detector 7 changes non-linearly (logarithmic characteristic) according to the magnitude of the input power Pin. On the other hand, the reference voltage Vref exhibits a substantially constant voltage value. Further, the output voltage Vout of the differential amplifier 1 is expressed by the following theoretical formula, where Rf and Rs are the resistance values of the resistors that divide the input of the differential amplifier 1, respectively.

【0005】 Vout=(Vref−Vdet)×Rf/Rs この式からも明らかなように、出力電圧Voutは図4
(b)に示されるように検波電圧Vdetと同様、非直
線的に変化する。このことは、検波回路の出力電圧Vo
utの上限が規定されている場合、ダイナミックレンジ
(検波可能な入力電力Pinの入力範囲)Pdは図4
(b)に示される範囲に限定される。
Vout = (Vref−Vdet) × Rf / Rs As is apparent from this equation, the output voltage Vout is as shown in FIG.
As shown in (b), it changes non-linearly like the detection voltage Vdet. This means that the output voltage Vo of the detection circuit is
When the upper limit of ut is specified, the dynamic range (input range of input power Pin that can be detected) Pd is as shown in FIG.
It is limited to the range shown in (b).

【0006】上限が規定された出力電圧Voutに対し
入力信号RFの入力電力Pinの範囲を拡大、即ち、ダ
イナミックレンジPdを拡大する場合は、差動増幅器1
の内部に逆対数増幅回路等を付加し入力電力Pinの大
きいところで出力電圧Voutを抑え、直線性を改善し
ている。
When the range of the input power Pin of the input signal RF is expanded with respect to the output voltage Vout whose upper limit is defined, that is, the dynamic range Pd is expanded, the differential amplifier 1 is used.
An inverse logarithmic amplifier circuit or the like is added to the inside of the to improve the linearity by suppressing the output voltage Vout when the input power Pin is large.

【0007】また、別のダイナミックレンジPdを拡大
する技術が、例えば、特開昭62−60321号公報に
記載されている。
A technique for expanding another dynamic range Pd is disclosed in, for example, Japanese Patent Laid-Open No. 62-60321.

【0008】具体的に述べると、特開昭62−6032
1号公報に記載された検波回路は、基準電圧発生回路か
ら差動増幅器に供給される基準電圧Vrefを外部から
の制御信号により変化させている。この構成では入力電
力Pinが大きくなるにつれて出力電圧Voutの変化
が小さくなるように、制御信号によって制御されてい
る。更に、検波器の前段にスイッチ回路を配置し、前記
制御信号の大きさに応じて減衰量を切替えて出力するこ
とにより、検波電圧Vdetをも制御してダイナミック
レンジPdの拡大を図っている。
More specifically, Japanese Patent Laid-Open No. 62-6032
The detection circuit described in Japanese Patent No. 1 changes the reference voltage Vref supplied from the reference voltage generation circuit to the differential amplifier by a control signal from the outside. In this configuration, the control signal is controlled so that the change in the output voltage Vout decreases as the input power Pin increases. Further, by arranging a switch circuit in the preceding stage of the detector and switching the attenuation amount according to the magnitude of the control signal and outputting it, the detection voltage Vdet is also controlled to expand the dynamic range Pd.

【0009】[0009]

【発明が解決しようとする課題】上記した従来の検波回
路のうち、一定の基準電圧を用いた検波回路は、出力電
圧の上限が規定されている場合、入力電力の大きいとこ
ろで出力電圧を抑え、直線性を改善してダイナミックレ
ンジを拡げるため、差動増幅器の内部に逆対数増幅回路
等を付加する必要がある。このため、差動増幅器の回路
が複雑化すると共に装置の重量及よ寸法が大きくなると
いう問題点がある。
Among the conventional detection circuits described above, the detection circuit using a constant reference voltage suppresses the output voltage at a large input power when the upper limit of the output voltage is specified. In order to improve the linearity and widen the dynamic range, it is necessary to add an antilogarithmic amplifier circuit or the like inside the differential amplifier. Therefore, there is a problem that the circuit of the differential amplifier becomes complicated and the weight and size of the device increase.

【0010】また、上記公報に記載された検波回路のよ
うに、ダイナミックレンジを拡げるため基準電圧発生回
路に外部から制御信号を印加する場合、基準電圧発生回
路が複雑化するうえ、スイッチ回路の追加が必要になる
という問題点がある。更に、差動増幅器へ検波電圧又は
基準電圧を供給するそれぞれの回路が独立した素子構成
なので、周囲温度の変化に対して保証が困難であるとい
う問題点がある。
When a control signal is externally applied to the reference voltage generating circuit in order to expand the dynamic range as in the detection circuit described in the above publication, the reference voltage generating circuit becomes complicated and a switch circuit is added. There is a problem that is required. Further, since each circuit for supplying the detection voltage or the reference voltage to the differential amplifier has an independent element structure, it is difficult to guarantee the ambient temperature change.

【0011】本発明の課題は、簡略化された検波回路を
提供することである。
An object of the present invention is to provide a simplified detection circuit.

【0012】また、本発明の他の課題は、周囲温度の変
化にも対応できる検波回路を提供することである。
Another object of the present invention is to provide a detection circuit that can cope with changes in ambient temperature.

【0013】[0013]

【課題を解決するための手段】本発明による検波回路
は、入力信号を受け、当該入力信号を主信号として出力
すると共に前記入力信号の一部を補助信号として取出す
カプラと、前記主信号を検波して検波電圧を出力する検
波器と、前記補助信号を検波し検波された信号を基準電
圧として出力する基準電圧発生回路と、前記検波電圧及
び前記基準電圧を受け差動増幅して出力電圧を出力する
差動増幅器とを備えている。
SUMMARY OF THE INVENTION A detection circuit according to the present invention includes a coupler for receiving an input signal, outputting the input signal as a main signal and taking out a part of the input signal as an auxiliary signal, and detecting the main signal. And a detector for outputting a detection voltage, a reference voltage generating circuit for detecting the auxiliary signal and outputting the detected signal as a reference voltage, and a differential amplification for receiving the detection voltage and the reference voltage to output the output voltage. And a differential amplifier for outputting.

【0014】前記検波器及び前記基準電圧発生回路のそ
れぞれが同一の構成を有し、前記検波器が検波電圧を、
また前記基準電圧発生回路が基準電圧をそれぞれ出力
し、前記検波器及び前記基準電圧発生回路のそれぞれが
有する検波用ダイオードがそれぞれ同等の特性を有して
いる。
Each of the detector and the reference voltage generating circuit has the same structure, and the detector detects the detected voltage,
Further, the reference voltage generation circuit outputs the reference voltage, and the detection diodes of the detector and the reference voltage generation circuit have the same characteristics.

【0015】[0015]

【実施例】以下に本発明について図面を参照して説明す
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below with reference to the drawings.

【0016】図1は本発明の一実施例を示す回路図であ
る。図1に示された検波回路には、カップラ4が備えら
れており、このカップラ4が検波器7及び基準電圧発生
回路8に接続されている点で、図3に示された検波回路
と相違している。カップラ4は、モニタされるべき入力
電力Pinをもつ入力信号RFを受け、この入力信号R
Fをそのまま検波器7へ主信号Smとして送信する。検
波器7は受信した主信号Smをダイオード2で検波しロ
ーパスフィルタ(以後LPF)5で直流に変換したのち
バイアス抵抗で分圧し検波電圧Vdetとして出力す
る。
FIG. 1 is a circuit diagram showing an embodiment of the present invention. The detection circuit shown in FIG. 1 is different from the detection circuit shown in FIG. 3 in that a coupler 4 is provided and the coupler 4 is connected to a detector 7 and a reference voltage generation circuit 8. is doing. The coupler 4 receives an input signal RF having an input power Pin to be monitored and receives this input signal R
F is directly transmitted to the detector 7 as the main signal Sm. The detector 7 detects the received main signal Sm with the diode 2, converts it into a direct current with the low-pass filter (hereinafter referred to as LPF) 5, and then divides it with the bias resistor to output it as the detected voltage Vdet.

【0017】一方、カップラ4は、検波器7への送信出
力に10dB程度の結合度をもって、入力信号RFの一
部を補助信号Ssとして基準電圧発生回路8へ送出す
る。基準電圧発生回路8は入力した補助信号Ssをダイ
オード3で検波しLPF6で直流に変換したのちバイア
ス抵抗で分圧し基準電圧Vrefとして出力する。ダイ
オード2及び3のそれぞれにはバイアス抵抗により分圧
された電圧がバイアスとして供給され、入力信号RFが
無入力の時に検波電圧Vdet及び基準電圧Vrefが
同電位になるように設定される。検波電圧Vdet及び
基準電圧Vrefを入力して出力電圧Voutを得る差
動増幅器1には検波電圧Vdet又は基準電圧Vref
をそれぞれ分圧する抵抗値Rs及び抵抗値Rfの二つの
抵抗器からなる一組の抵抗回路を二組備えている。
On the other hand, the coupler 4 sends a part of the input signal RF to the reference voltage generating circuit 8 as the auxiliary signal Ss with a coupling degree of about 10 dB in the transmission output to the detector 7. The reference voltage generating circuit 8 detects the input auxiliary signal Ss by the diode 3, converts it into a direct current by the LPF 6, and then divides it by the bias resistor and outputs it as the reference voltage Vref. A voltage divided by a bias resistor is supplied to each of the diodes 2 and 3 as a bias, and the detection voltage Vdet and the reference voltage Vref are set to have the same potential when the input signal RF is not input. The detection voltage Vdet or the reference voltage Vref is input to the differential amplifier 1 that receives the detection voltage Vdet and the reference voltage Vref to obtain the output voltage Vout.
Two sets of resistance circuits each including two resistors having a resistance value Rs and a resistance value Rf for dividing the voltage are respectively provided.

【0018】図2(a)は図1における入力信号RFの
入力電力Pinに応じた検波電圧Vdetと基準電圧V
refとの特性を、また図2(b)は検波回路の出力電
圧Voutの特性をそれぞれ示す特性図である。カップ
ラ4の結合度を粗結合とすると、図示されるように、入
力電力Pinの上昇に応じて検波電圧Vdetが逓減す
るだけでなく基準電圧Vrefも徐々に逓減する。この
場合における差動増幅器1の出力電圧Voutは次の理
論式で示すことができる。
FIG. 2A shows the detection voltage Vdet and the reference voltage V according to the input power Pin of the input signal RF in FIG.
FIG. 2B is a characteristic diagram showing the characteristic of the output voltage Vout of the detection circuit, and FIG. If the coupling degree of the coupler 4 is coarse coupling, as shown in the figure, not only the detected voltage Vdet gradually decreases but also the reference voltage Vref gradually decreases as the input power Pin increases. The output voltage Vout of the differential amplifier 1 in this case can be expressed by the following theoretical formula.

【0019】 Vout=(Vref−Vdet)×Rf/Rs ここで、基準電圧Vrefは所定の入力レベルから逓減
を始めるので、検波電圧Vdetとの差の増加が抑えら
れる。従って、この差が差動増幅器1により増幅され、
出力電圧Voutは図示されるように上昇が抑えられる
ように変化するので、出力電圧Voutの上限が規定さ
れている場合、入力電力Pinに対するダイナミックレ
ンジPdの拡大を図ることができる。
Vout = (Vref−Vdet) × Rf / Rs Here, since the reference voltage Vref starts to gradually decrease from a predetermined input level, an increase in the difference from the detection voltage Vdet is suppressed. Therefore, this difference is amplified by the differential amplifier 1,
Since the output voltage Vout changes so that the rise is suppressed as shown in the drawing, when the upper limit of the output voltage Vout is defined, the dynamic range Pd with respect to the input power Pin can be expanded.

【0020】本発明による検波回路は、検波器7の前段
にカップラ4を配し、検波器7へ出力する入力信号RF
の一部を補助信号Ssとして基準電圧発生回路8へ入力
し基準電圧Vrefを生成させることにより、入力電力
Pinが上昇するに従って逓減する基準電圧Vrefを
得ることが出来るので、上記機能を有するカップラ4と
基準電圧発生回路8を配置すれば、上記と同様にダイナ
ミックレンジPdの拡大を図ることができる。
In the detection circuit according to the present invention, the coupler 4 is arranged in front of the detector 7, and the input signal RF output to the detector 7 is output.
By inputting a part of the above as an auxiliary signal Ss to the reference voltage generation circuit 8 to generate the reference voltage Vref, the reference voltage Vref which is gradually decreased as the input power Pin rises can be obtained. Therefore, the coupler 4 having the above function is obtained. If the reference voltage generating circuit 8 is arranged, the dynamic range Pd can be expanded similarly to the above.

【0021】また、図面を参照して説明した検波回路で
は、差動増幅器1が単純な構成要素をもち、かつ検波器
7と基準電圧発生回路8とはダイオード2、3及びLP
F5、6のような主要構成要素が同一であり、カップラ
4だけが追加されるので、簡単で単純な回路で前記機能
の実現ができる。
Further, in the detection circuit described with reference to the drawings, the differential amplifier 1 has simple constituent elements, and the detector 7 and the reference voltage generation circuit 8 include the diodes 2, 3 and LP.
Since the main components such as F5 and 6 are the same and only the coupler 4 is added, the above function can be realized by a simple and simple circuit.

【0022】更に、ダイオード2がダイオード3と同一
特性の場合、周囲温度による変動は検波電圧Vdetと
基準電圧Vrefとの変動として差動増幅器1に入力さ
れるので、差動増幅器1が変動分を打消して温度安定度
の高い出力電圧Voutが得られる。尚、カップラ4と
しては、単に、電気的なカップラだけでなく、光学的な
カップラも使用できる。
Further, when the diode 2 has the same characteristics as the diode 3, the variation due to the ambient temperature is input to the differential amplifier 1 as the variation between the detection voltage Vdet and the reference voltage Vref, so that the differential amplifier 1 accounts for the variation. The output voltage Vout with high temperature stability is obtained by canceling out. As the coupler 4, not only an electric coupler but also an optical coupler can be used.

【0023】[0023]

【発明の効果】以上説明したように本発明によれば、カ
ップラが入力信号を検波器と基準電圧発生回路に分配し
検波電圧と同様に入力電力の大きさに応じて変化する基
準電圧を差動増幅器に供給するので、構成要素素子の定
数を適正化し入力電力が上昇するに従って逓減する基準
電圧を得ることにより、出力電圧の上限が規定されてい
る場合、ダイナミックレンジPdの拡大を図ることがで
きる。
As described above, according to the present invention, the coupler distributes the input signal to the detector and the reference voltage generating circuit, and the reference voltage which changes in accordance with the magnitude of the input power as well as the detection voltage is differentiated. When the upper limit of the output voltage is specified, the dynamic range Pd can be expanded by optimizing the constants of the component elements and obtaining a reference voltage that decreases as the input power rises. it can.

【0024】また、差動増幅器が基本機能だけの回路で
よいうえ、検波器と基準電圧発生回路とが同一の要素構
成なので、回路ブロックの種類を節約することになり、
製造上の原価低減を図ることができる。
Further, since the differential amplifier may be a circuit having only a basic function and the detector and the reference voltage generating circuit have the same elemental structure, the types of circuit blocks can be saved.
It is possible to reduce manufacturing costs.

【0025】更に、検波器及び基準電圧発生回路それぞ
れのダイオードが同一特性なので、周囲温度の変動によ
る検波電圧及び基準電圧の変動分が差動増幅器で打消さ
れることにより、温度安定度の高い出力電圧が得られ
る。
Further, since the diodes of the detector and the reference voltage generating circuit have the same characteristics, the differential amplifier cancels the fluctuations of the detection voltage and the reference voltage due to the fluctuation of the ambient temperature, so that the output having a high temperature stability is obtained. The voltage is obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示す回路図である。FIG. 1 is a circuit diagram showing an embodiment of the present invention.

【図2】図1の主要ブロックの出力特性図である。FIG. 2 is an output characteristic diagram of main blocks in FIG.

【図3】従来の一例を示す回路図である。FIG. 3 is a circuit diagram showing a conventional example.

【図4】図3の主要ブロックの出力特性図である。FIG. 4 is an output characteristic diagram of main blocks in FIG.

【符号の説明】[Explanation of symbols]

1 差動増幅器 2、3 ダイオード 4 カップラ 5、6 ローパスフィルタ(LPF) 7 検波器 8、9 基準電圧発生回路 1 differential amplifier 2 3 diode 4 coupler 5 6 low pass filter (LPF) 7 detector 8 9 reference voltage generation circuit

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 入力信号を受け、当該入力信号を主信号
として出力すると共に前記入力信号の一部を補助信号と
して取出すカプラと、前記主信号を検波して検波電圧を
出力する検波器と、前記補助信号を検波し検波された信
号を基準電圧として出力する基準電圧発生回路と、前記
検波電圧及び前記基準電圧を受け差動増幅して出力電圧
を出力する差動増幅器とを備えることを特徴とする検波
回路。
1. A coupler that receives an input signal, outputs the input signal as a main signal and extracts a part of the input signal as an auxiliary signal, and a detector that detects the main signal and outputs a detection voltage. A reference voltage generating circuit that detects the auxiliary signal and outputs the detected signal as a reference voltage; and a differential amplifier that differentially amplifies the detection voltage and the reference voltage and outputs an output voltage. And a detection circuit.
【請求項2】 前記検波器及び前記基準電圧発生回路の
それぞれが同一の構成を有し、前記検波器が検波電圧
を、また前記基準電圧発生回路が基準電圧をそれぞれ出
力することを特徴とする請求項1記載の検波回路。
2. The detector and the reference voltage generation circuit each have the same configuration, and the detector outputs a detection voltage and the reference voltage generation circuit outputs a reference voltage, respectively. The detection circuit according to claim 1.
【請求項3】 前記検波器及び前記基準電圧発生回路の
それぞれが有する検波用ダイオードがそれぞれ同等の特
性を有することを特徴とする請求項1記載の検波回路。
3. The detection circuit according to claim 1, wherein the detection diodes included in each of the detector and the reference voltage generation circuit have the same characteristics.
JP09027094A 1994-04-27 1994-04-27 Detection circuit Expired - Fee Related JP3259117B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP09027094A JP3259117B2 (en) 1994-04-27 1994-04-27 Detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP09027094A JP3259117B2 (en) 1994-04-27 1994-04-27 Detection circuit

Publications (2)

Publication Number Publication Date
JPH07297645A true JPH07297645A (en) 1995-11-10
JP3259117B2 JP3259117B2 (en) 2002-02-25

Family

ID=13993826

Family Applications (1)

Application Number Title Priority Date Filing Date
JP09027094A Expired - Fee Related JP3259117B2 (en) 1994-04-27 1994-04-27 Detection circuit

Country Status (1)

Country Link
JP (1) JP3259117B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004030205A1 (en) * 2002-09-25 2004-04-08 Denso Corporation Start signal output circuit
KR100456184B1 (en) * 2001-04-18 2004-11-09 알프스 덴키 가부시키가이샤 Compact detector circuit of transmitter with broad dynamic range

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100456184B1 (en) * 2001-04-18 2004-11-09 알프스 덴키 가부시키가이샤 Compact detector circuit of transmitter with broad dynamic range
WO2004030205A1 (en) * 2002-09-25 2004-04-08 Denso Corporation Start signal output circuit
US7215162B2 (en) 2002-09-25 2007-05-08 Denso Corporation Start signal outputting circuit

Also Published As

Publication number Publication date
JP3259117B2 (en) 2002-02-25

Similar Documents

Publication Publication Date Title
EP1137916A1 (en) Detection circuit
WO1995024767A1 (en) An amplifier circuit
US4889985A (en) Combined optical power meter and receiver
EP2819305B1 (en) Amplifier circuit for an opto-electric device, detector arrangement, and method to operate an amplifier circuit for an opto-electric device
JP2002111120A (en) Optical transmission module
JP2000031759A (en) Differential amplifier circuit
JPH07297645A (en) Detection circuit
KR101043222B1 (en) DC Compensation Loop for Variable Gain Amplifier
FI82162B (en) ANORDING FOR THIS DYNAMIC COMPRESSION I AND INTEGRATED OPERATING EQUIPMENT.
KR102004803B1 (en) Envelope tracking bias circuit
EP0460273A1 (en) Gain stabilizing amplifier
US20030112070A1 (en) Differential amplifier
US6239643B1 (en) Offset correction circuit and DC amplification circuit
JP3179838B2 (en) Noise detection circuit
JP2674110B2 (en) Temperature compensation circuit for avalanche photodiode bias circuit
US4853644A (en) Differential amplifier circuit
US6756851B2 (en) Transimpedance amplifier
GB2202624A (en) Optimum biasing system for electronic devices
KR19990072350A (en) Output electric power detecting circuit for a transmitter
KR0136282Y1 (en) Linear gain control system
JP2866870B2 (en) Optical frequency stabilized light source
JP3039875B2 (en) Optical receiver
JPH07297647A (en) Automatic gain control circuit
JPH05183362A (en) Alc circuit
JPH03140026A (en) Optical reception circuit

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20011030

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees