JPH0758239A - Chip carrier - Google Patents

Chip carrier

Info

Publication number
JPH0758239A
JPH0758239A JP5162175A JP16217593A JPH0758239A JP H0758239 A JPH0758239 A JP H0758239A JP 5162175 A JP5162175 A JP 5162175A JP 16217593 A JP16217593 A JP 16217593A JP H0758239 A JPH0758239 A JP H0758239A
Authority
JP
Japan
Prior art keywords
metal layer
electronic component
chip carrier
conductive circuit
heat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5162175A
Other languages
Japanese (ja)
Inventor
Shuichi Furuichi
修一 古市
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP5162175A priority Critical patent/JPH0758239A/en
Publication of JPH0758239A publication Critical patent/JPH0758239A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

(57)【要約】 【目的】 放熱性が良好で反りのないチップキャリアを
提供する。 【構成】 絶縁基板1aと、この絶縁基板1aに搭載す
る電子部品7の実装面に形成された導電回路10とから
なるプリント配線板1及びこの実装面と反対側に付設さ
れた放熱用の金属層2を備えたチップキャリアにおい
て、上記金属層2が、電子部品7からの熱による、導電
回路10の熱応力を相殺する応力を発生するパターン9
を構成している。また、電子部品7と金属層2とを熱的
に接続するサーマルビアを備えている。
(57) [Summary] [Purpose] To provide a chip carrier having good heat dissipation and no warpage. A printed wiring board 1 including an insulating substrate 1a and a conductive circuit 10 formed on a mounting surface of an electronic component 7 mounted on the insulating substrate 1a, and a heat-radiating metal provided on the opposite side of the mounting surface. In the chip carrier including the layer 2, the pattern 9 in which the metal layer 2 generates stress that cancels thermal stress of the conductive circuit 10 due to heat from the electronic component 7
Are configured. Further, a thermal via that thermally connects the electronic component 7 and the metal layer 2 is provided.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体素子等の電子部
品を搭載するために用いられるチップキャリアに関する
ものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a chip carrier used for mounting electronic parts such as semiconductor elements.

【0002】[0002]

【従来の技術】図3に示すごとく、プリント配線板
(1)に付設された放熱用の金属層(2)を備えたチッ
プキャリアにおいて、放熱用の金属層(2)は、プリン
ト配線板(1)の導電回路(10)にワイヤボンディン
グされた半導体素子等の電子部品(7)の熱が蓄積する
のを防ぐため、放熱する役割を果たす。従って、一般的
には、放熱用の金属層(2)の材料としては、熱伝導性
の良好なアルミニウム、銅及びこれらの合金等の金属が
使用されている。
2. Description of the Related Art As shown in FIG. 3, in a chip carrier provided with a metal layer (2) for heat dissipation attached to a printed wiring board (1), the metal layer (2) for heat dissipation is In order to prevent the heat of the electronic component (7) such as a semiconductor element wire-bonded to the conductive circuit (10) of 1) from being accumulated, it plays a role of radiating heat. Therefore, as a material for the metal layer (2) for heat dissipation, metals such as aluminum, copper and alloys thereof having good thermal conductivity are generally used.

【0003】このチップキャリアは、絶縁基板(1a)
に導電回路(10)を形成してなるプリント配線板
(1)の導電回路(10)が形成された面に電子部品
(7)を搭載し、電子部品(7)とプリント配線板
(1)の導電回路(10)をボンディングワイア(6)
で電気的に接続してあり、このプリント配線板(1)の
導電回路(10)が形成された面と反対側の面には、放
熱用の金属層(2)が形成されている。この導電回路
(10)と放熱用の金属層(2)との間に厚みあるい
は、使用している材料等に差があるため、熱膨張によ
り、厚みの厚い放熱用の金属層(2)の方が、厚みの薄
い導電回路(10)より大きな応力が発生し、力の釣り
合いが崩れることにより、曲げ応力が発生し、チップキ
ャリアに、反りが発生するという欠点がある。
This chip carrier is an insulating substrate (1a).
An electronic component (7) is mounted on the surface of the printed wiring board (1) formed with the conductive circuit (10) on which the conductive circuit (10) is formed, and the electronic component (7) and the printed wiring board (1). Bonding wire (6) for the conductive circuit (10)
And a metal layer (2) for heat dissipation is formed on the surface of the printed wiring board (1) opposite to the surface on which the conductive circuit (10) is formed. Since there is a difference in thickness or a material used between the conductive circuit (10) and the metal layer (2) for heat dissipation, thermal expansion causes a thick metal layer (2) for heat dissipation. However, there is a drawback in that a larger stress is generated than in the conductive circuit (10) having a small thickness, and the balance of forces is lost, so that bending stress is generated and the chip carrier is warped.

【0004】特に絶縁基板(1a)の厚みを薄くすれば
するほど、反りの発生が顕著になる。
In particular, the thinner the insulating substrate (1a), the more remarkable the warpage.

【0005】[0005]

【発明が解決しようとする課題】本発明は上記の欠点を
除去するためになされたもので、その目的とするところ
は、放熱が良好で、反りのないチップキャリアを提供す
ることにある。
SUMMARY OF THE INVENTION The present invention has been made in order to eliminate the above-mentioned drawbacks, and an object of the present invention is to provide a chip carrier which has good heat dissipation and does not warp.

【0006】[0006]

【課題を解決するための手段】本発明に係るチップキャ
リアは、絶縁基板(1a)と、この絶縁基板(1a)に
搭載する半導体素子等の電子部品(7)の実装面に形成
された導電回路(10)とからなるプリント配線板
(1)及びこの実装面と反対側に付設された放熱用の金
属層(2)を備えたチップキャリアにおいて、上記金属
層(2)が、電子部品(7)からの熱による、導電回路
(10)の熱応力を相殺する応力を発生するパターン
(9)で構成したことを特徴とするものである。
A chip carrier according to the present invention is a conductive material formed on a mounting surface of an insulating substrate (1a) and an electronic component (7) such as a semiconductor element mounted on the insulating substrate (1a). In a chip carrier provided with a printed wiring board (1) including a circuit (10) and a metal layer (2) for heat dissipation provided on the side opposite to the mounting surface, the metal layer (2) is an electronic component (2). It is characterized in that it is composed of a pattern (9) that generates a stress that cancels the thermal stress of the conductive circuit (10) by the heat from 7).

【0007】また本発明にあって、サーマルビア(5)
を介して、電子部品(7)は、金属層(2)と熱的に接
続させる。
According to the present invention, the thermal via (5)
The electronic component (7) is thermally connected to the metal layer (2) via the.

【0008】[0008]

【作用】本発明によると、半導体素子等の電子部品
(7)の熱が、絶縁基板(1a)あるいは、サーマルビ
ア(5)を介して、放熱用の金属層(2)に伝えられ、
放熱されるが、放熱用の金属層(2)はスリット状また
は、放射状等のパターン(9)で形成されているため、
導電回路(10)と放熱用の金属層(2)との間に厚み
あるいは、使用している材料に差があっても、熱に起因
して発生する導電回路(10)の応力と放熱用の金属層
(2)の応力とが相殺される。
According to the present invention, the heat of the electronic component (7) such as a semiconductor element is transferred to the heat radiating metal layer (2) through the insulating substrate (1a) or the thermal via (5),
Heat is dissipated, but since the metal layer (2) for heat dissipation is formed in a slit-shaped or radial pattern (9),
Even if there is a difference in the thickness or the material used between the conductive circuit (10) and the metal layer (2) for heat dissipation, the stress of the conductive circuit (10) caused by heat and the heat dissipation And the stress of the metal layer (2) are canceled out.

【0009】[0009]

【実施例】以下、本発明を実施例によって詳述する。EXAMPLES The present invention will be described in detail below with reference to examples.

【0010】図1は、本発明の実施例に係るチップキャ
リアを例示した断面図である。図1(a)に示すごと
く、このチップキャリアは、絶縁基板(1a)に導電回
路(10)を形成してなるプリント配線板(1)の導電
回路(10)が形成された面に半導体素子等の電子部品
(7)を搭載し、電子部品(7)とプリント配線板
(1)の導電回路(10)をボンディングワイア(6)
で電気的に接続してあり、このプリント配線板(1)の
導電回路(10)が形成された面と反対側の面には、放
熱用の金属層(2)が形成されている。
FIG. 1 is a sectional view illustrating a chip carrier according to an embodiment of the present invention. As shown in FIG. 1A, this chip carrier has a semiconductor element on a surface of a printed wiring board (1) having a conductive circuit (10) formed on the insulating substrate (1a). An electronic component (7) such as the like is mounted, and the electronic component (7) and the conductive circuit (10) of the printed wiring board (1) are bonded to each other by a bonding wire (6).
And a metal layer (2) for heat dissipation is formed on the surface of the printed wiring board (1) opposite to the surface on which the conductive circuit (10) is formed.

【0011】この金属層(2)の材料としては、熱伝導
性の良好な銅、アルミニウム及びこれらの合金等を使用
してもよく、金属箔であっても、メッキであってもよ
く、材料及び形成方法は問わない。
As the material of the metal layer (2), copper, aluminum and alloys thereof having good thermal conductivity may be used, and may be metal foil or plating. The forming method does not matter.

【0012】導電回路(10)を形成する銅箔の厚み
は、9μm〜18μmが好ましく、放熱用の金属層
(2)の厚みは、50μm〜70μmが好ましい。
The thickness of the copper foil forming the conductive circuit (10) is preferably 9 μm to 18 μm, and the thickness of the metal layer (2) for heat dissipation is preferably 50 μm to 70 μm.

【0013】この放熱用の金属層(2)は、図1(b)
に示すごとく、放射状のパターン(9)で形成され、放
熱用の金属層(2)と導電回路(10)との応力が相殺
し、互いの応力が打ち消し合い、反りが発生しないよう
にしている。
The metal layer (2) for heat dissipation is shown in FIG.
As shown in FIG. 7, the pattern is formed in a radial pattern (9) so that the stress between the heat-dissipating metal layer (2) and the conductive circuit (10) cancels each other out, so that the stresses cancel each other out and no warpage occurs. .

【0014】すなわち、放熱用の金属層(2)を形成す
るパターン(9)は、絶縁基板(1a)が露出する露出
面(3)及び絶縁基板(1a)が金属層(2)により被
覆される被覆面(4)とからなる。このパターン(9)
は、放射状に限定されるものではなく、格子状であって
も、スリット状であってもよい。
That is, in the pattern (9) for forming the metal layer (2) for heat dissipation, the exposed surface (3) where the insulating substrate (1a) is exposed and the insulating substrate (1a) are covered with the metal layer (2). Coating surface (4). This pattern (9)
Is not limited to a radial shape, and may be a lattice shape or a slit shape.

【0015】電子部品(7)から発生した熱は、絶縁基
板(1a)に伝熱し放熱用の金属層(2)に到達し放熱
される。
The heat generated from the electronic component (7) is transferred to the insulating substrate (1a), reaches the metal layer (2) for heat radiation, and is radiated.

【0016】また、図2に示すごとく、このチップキャ
リアは、絶縁基板(1a)を貫通したスルーホール(1
1)を熱的に導通する熱伝導性の良い銅等で被覆するこ
とにより形成されたサーマルビア(5)を備え、電子部
品(7)を前記スルーホール(11)を閉塞するように
搭載すると、電子部品(7)から発生した熱は、絶縁基
板(1a)よりも熱伝導量の高いサーマルビア(5)を
伝導し放熱用の金属層(2)に伝わるので放熱量が増大
する。その結果、導電回路(10)と金属層(2)の熱
応力の相殺効果が高まる。
Further, as shown in FIG. 2, this chip carrier has a through hole (1) penetrating the insulating substrate (1a).
When the electronic component (7) is mounted so as to close the through hole (11), it is provided with a thermal via (5) formed by covering 1) with copper or the like having good thermal conductivity that conducts heat. The heat generated from the electronic component (7) is conducted through the thermal via (5) having a higher thermal conductivity than that of the insulating substrate (1a) and is transmitted to the heat dissipation metal layer (2), so that the heat dissipation is increased. As a result, the effect of canceling the thermal stress between the conductive circuit (10) and the metal layer (2) is enhanced.

【0017】[0017]

【発明の効果】本発明のチップキャリアによると、半導
体素子等の電子部品(7)から発生した熱は、絶縁基板
(1a)に伝熱し放熱用の金属層(2)に到達し放熱さ
れる。この場合、放熱用の金属層(2)に形成されたパ
ターン(9)が、熱に起因する導電回路(10)の応力
を相殺する応力を発生させるため、反りが発生しない。
According to the chip carrier of the present invention, the heat generated from the electronic component (7) such as a semiconductor element is transferred to the insulating substrate (1a), reaches the metal layer (2) for heat radiation and is radiated. . In this case, the pattern (9) formed on the heat-dissipating metal layer (2) generates a stress that cancels the stress of the conductive circuit (10) caused by heat, so that no warp occurs.

【0018】また、サーマルビア(5)を備えることに
より、前記より更に電子部品(7)から発生した熱の放
熱性が向上するので熱応力の相殺効果が高まる。
Further, the provision of the thermal vias (5) further improves the heat radiation performance of the heat generated from the electronic component (7), so that the effect of canceling the thermal stress is enhanced.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明のチップキャリアの実施例を示し、
(a)は断面図であり、(b)は平面図である。
FIG. 1 shows an embodiment of a chip carrier of the present invention,
(A) is sectional drawing, (b) is a top view.

【図2】本発明の他の実施例に係るチップキャリアの断
面図である。
FIG. 2 is a sectional view of a chip carrier according to another embodiment of the present invention.

【図3】従来例に係るチップキャリアに半導体素子等の
電子部品を搭載した状態を示す断面図である。
FIG. 3 is a cross-sectional view showing a state where electronic components such as a semiconductor element are mounted on a chip carrier according to a conventional example.

【符号の説明】[Explanation of symbols]

1 プリント配線板 1a 絶縁基板 2 金属層 5 サーマルビア 7 電子部品 9 パターン 10 導電回路 1 Printed Wiring Board 1a Insulating Substrate 2 Metal Layer 5 Thermal Via 7 Electronic Component 9 Pattern 10 Conductive Circuit

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 絶縁基板(1a)と、この絶縁基板(1
a)に搭載する電子部品(7)の実装面に形成された導
電回路(10)とからなるプリント配線板(1)及びこ
の実装面と反対側に付設された放熱用の金属層(2)を
備えたチップキャリアにおいて、上記金属層(2)が、
電子部品(7)からの熱による、導電回路(10)の熱
応力を相殺する応力を発生するパターン(9)で構成し
たことを特徴とするチップキャリア。
1. An insulating substrate (1a) and the insulating substrate (1)
A printed wiring board (1) comprising a conductive circuit (10) formed on a mounting surface of an electronic component (7) mounted on a) and a metal layer (2) for heat dissipation provided on the opposite side of the mounting surface. In the chip carrier provided with, the metal layer (2) is
A chip carrier comprising a pattern (9) for generating a stress that cancels a thermal stress of a conductive circuit (10) by heat from an electronic component (7).
【請求項2】 サーマルビア(5)を介して、電子部品
(7)と金属層(2)とが熱的に接続されていることを
特徴とする請求項1に記載のチップキャリア。
2. Chip carrier according to claim 1, characterized in that the electronic component (7) and the metal layer (2) are thermally connected via a thermal via (5).
JP5162175A 1993-06-30 1993-06-30 Chip carrier Pending JPH0758239A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5162175A JPH0758239A (en) 1993-06-30 1993-06-30 Chip carrier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5162175A JPH0758239A (en) 1993-06-30 1993-06-30 Chip carrier

Publications (1)

Publication Number Publication Date
JPH0758239A true JPH0758239A (en) 1995-03-03

Family

ID=15749445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5162175A Pending JPH0758239A (en) 1993-06-30 1993-06-30 Chip carrier

Country Status (1)

Country Link
JP (1) JPH0758239A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006524904A (en) * 2003-02-10 2006-11-02 スカイワークス ソリューションズ,インコーポレイテッド Semiconductor die package with reduced inductance and reduced die adhesive flow
US8102046B2 (en) * 2007-10-26 2012-01-24 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
JP2016500485A (en) * 2012-12-21 2016-01-12 エプコス アクチエンゲゼルシャフトEpcos Ag Component carrier and component carrier assembly
JP2016103546A (en) * 2014-11-27 2016-06-02 パナソニックIpマネジメント株式会社 Board device and electronic equipment
JP2016162720A (en) * 2015-03-05 2016-09-05 コニカミノルタ株式会社 Light-emitting device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01143242A (en) * 1987-11-27 1989-06-05 Ibiden Co Ltd Semiconductor mounting heat dissipation substrate
JPH0451583A (en) * 1990-06-20 1992-02-20 Kawasaki Steel Corp Metal-sheet bonded ceramic board
JPH04182367A (en) * 1990-11-14 1992-06-29 Kawasaki Steel Corp Ceramic substrate joined to metallic plate

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01143242A (en) * 1987-11-27 1989-06-05 Ibiden Co Ltd Semiconductor mounting heat dissipation substrate
JPH0451583A (en) * 1990-06-20 1992-02-20 Kawasaki Steel Corp Metal-sheet bonded ceramic board
JPH04182367A (en) * 1990-11-14 1992-06-29 Kawasaki Steel Corp Ceramic substrate joined to metallic plate

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006524904A (en) * 2003-02-10 2006-11-02 スカイワークス ソリューションズ,インコーポレイテッド Semiconductor die package with reduced inductance and reduced die adhesive flow
US8102046B2 (en) * 2007-10-26 2012-01-24 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
JP2016500485A (en) * 2012-12-21 2016-01-12 エプコス アクチエンゲゼルシャフトEpcos Ag Component carrier and component carrier assembly
US10021776B2 (en) 2012-12-21 2018-07-10 Epcos Ag Component carrier and component carrier arrangement
JP2018139317A (en) * 2012-12-21 2018-09-06 エプコス アクチエンゲゼルシャフトEpcos Ag Component carrier and component carrier assembly
JP2016103546A (en) * 2014-11-27 2016-06-02 パナソニックIpマネジメント株式会社 Board device and electronic equipment
JP2016162720A (en) * 2015-03-05 2016-09-05 コニカミノルタ株式会社 Light-emitting device

Similar Documents

Publication Publication Date Title
US5459639A (en) Printed circuit board assembly having high heat radiation property
US5661089A (en) Method for making a semiconductor chip package with enhanced thermal conductivity
JPH06252285A (en) Circuit board
JPH0917919A (en) Semiconductor device
JPH1197870A (en) Electronic equipment
US6778398B2 (en) Thermal-conductive substrate package
JPH0758239A (en) Chip carrier
JPH1056101A (en) Ball grid array package without through-hole and via interconnects
JP2006269966A (en) Wiring board and manufacturing method thereof
JPH07321471A (en) Multilayer board
JPH0155591B2 (en)
JP3192245B2 (en) How to attach the radiation fin
JP3207248B2 (en) Semiconductor device
JP2521624Y2 (en) Semiconductor device
JPS6134989A (en) Substrate for placing electronic part and method of producing same
JPH07297518A (en) Mounting structure of electronic part
JPH0360191B2 (en)
JPH0513023Y2 (en)
JPH039341Y2 (en)
JP2804765B2 (en) Substrate for mounting electronic components
JP2568301Y2 (en) IC chip mounting structure to wiring board
JP3035584B2 (en) Film substrate for mounting electronic components
JP3408606B2 (en) Method of manufacturing metal-based multilayer circuit board
JPH0758269A (en) Radiator and semiconductor package
JPH04133394A (en) multilayer printed wiring board