JPH09237784A - Element isolation method - Google Patents

Element isolation method

Info

Publication number
JPH09237784A
JPH09237784A JP4367896A JP4367896A JPH09237784A JP H09237784 A JPH09237784 A JP H09237784A JP 4367896 A JP4367896 A JP 4367896A JP 4367896 A JP4367896 A JP 4367896A JP H09237784 A JPH09237784 A JP H09237784A
Authority
JP
Japan
Prior art keywords
film
oxidation
oxide film
fluorine
element isolation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4367896A
Other languages
Japanese (ja)
Inventor
Junichi Sano
純一 佐野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP4367896A priority Critical patent/JPH09237784A/en
Publication of JPH09237784A publication Critical patent/JPH09237784A/en
Pending legal-status Critical Current

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Element Separation (AREA)

Abstract

PROBLEM TO BE SOLVED: To obtain an element isolation method in which the oxidation time can be shortened by a method wherein, after the pattern of an Si3 N4 film has been formed, fluorine ions are implanted from the upper part of a pad oxide film on the surface of an Si substrate by using an ion implantation method, a pyrooxidation operation is performed, a pyrooxidation speed on the surface of the Si substrate is increased and an oxide film layer is formed. SOLUTION: A thin SiO2 pad oxide film 2 is formed on an Si film 1 by a thermal oxidation operation. After that, an Si3 N4 oxidation suppression film 3 is deposited on the pad oxide film 2 by a plasma CVD method. Then, a resist 4 in a prescribed shape is formed on the oxidation suppression film 3, the Si film is then dry-etched in the vertical direction, the Si3 N4 oxidation suppression film 3 is patterned, an oxidation suppression film 5 in a prescribed shape is left on the pad oxide film 2, and the resist is stripped. Then, fluorine 7 is ion- implanted into the surface of the Si film 1 from the upper part of the pad oxide film 2, the Si film containing the fluorine is pyrooxidized so as to be changed into a pyrooxide film 6, the Si3 N4 oxidation suppression film is etched in hot phosphoric acid, and an active-layer region is formed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、シリコン(Si)
の微細加工プロセス、特に、複数の微細素子を同一ウェ
ハ上に形成するための、素子分離方法に関するものであ
る。
TECHNICAL FIELD The present invention relates to silicon (Si).
The present invention relates to an element isolation method for forming a plurality of fine elements on the same wafer.

【0002】[0002]

【従来の技術】半導体記憶装置の作製プロセスでは、加
工寸法の微細化に伴う高集積化が進められている。多数
の半導体素子を同一基板上に集積させるためには、個々
の半導体素子を電気的に絶縁させる必要がある。
2. Description of the Related Art In the process of manufacturing a semiconductor memory device, high integration is being advanced along with the miniaturization of processing dimensions. In order to integrate a large number of semiconductor elements on the same substrate, it is necessary to electrically insulate the individual semiconductor elements.

【0003】従来の素子分離方法では、例えば、図5に
示すような工程により、半導体素子の分離を行ってい
る。図5は従来のLOCOSによる素子分離方法の工程
断面図である。この方法では、あらかじめ、Si基板の
Si膜1の表面を熱酸化して薄いパッド酸化膜2を形成
した後(図5a)、Si膜の熱酸化抑止膜としてパッド
酸化膜上にSi34製の酸化抑止膜3の堆積を行い(図
5b)、レジストを酸化抑止膜上に塗布した後、素子形
成領域のみSi34製の酸化抑止膜を残すために露光現
像により所定形状のレジスト4を形成した後(図5
c)、レジストが無い領域の酸化抑止膜へのドライエッ
チング(例えばReactive Ion Etchi
ng等)を行い、パッド酸化膜2上に所定形状の酸化抑
止膜5を形成した後、レジストを除去する(図5d)。
In the conventional element isolation method, semiconductor elements are isolated by the steps shown in FIG. 5, for example. FIG. 5 is a process sectional view of a conventional element isolation method by LOCOS. In this method, the surface of the Si film 1 of the Si substrate is previously thermally oxidized to form a thin pad oxide film 2 (FIG. 5a), and then Si 3 N 4 is formed on the pad oxide film as a thermal oxidation inhibiting film for the Si film. After depositing an oxidation inhibiting film 3 made of silicon (FIG. 5b) and applying a resist on the oxidation inhibiting film, a resist having a predetermined shape is exposed and developed to leave the oxidation inhibiting film made of Si 3 N 4 only in the element formation region. 4 is formed (see FIG.
c), dry etching (eg, Reactive Ion Etchi) on the oxidation prevention film in the region where there is no resist.
etc.) to form an oxidation inhibiting film 5 having a predetermined shape on the pad oxide film 2 and then the resist is removed (FIG. 5d).

【0004】さらに、パイロ酸化により、Si34膜が
エッチング除去された領域の表面のSi膜を、波長54
6nmでの屈折率が1.452〜1.462となる厚い
パイロ酸化膜6に変換した後(図5e)、Si34製の
酸化抑止膜を熱燐酸等を用いて除去し、素子形成領域を
形成する(図5f)。上記の製造工程により、図5にお
いて、中央のSi膜の領域に素子形成領域が、また、素
子形成領域の左右の相対的に薄いSi膜の領域に素子分
離領域がそれぞれ形成される。
Further, the Si film on the surface of the region where the Si 3 N 4 film is removed by etching by the pyrooxidation is changed to a wavelength of 54
After converting to a thick pyro-oxide film 6 having a refractive index of 6452 to 1.462 at 6 nm (FIG. 5e), the oxidation inhibiting film made of Si 3 N 4 is removed by using hot phosphoric acid or the like to form an element. A region is formed (Fig. 5f). By the above manufacturing process, in FIG. 5, an element formation region is formed in the central Si film region, and an element isolation region is formed in the relatively thin Si film regions on the left and right of the element formation region.

【0005】[0005]

【発明が解決しようとする課題】このような素子分離領
域の形成では、厚いパイロ酸化膜のためのパイロ酸化に
長時間の熱酸化が必要なため、処理時間を短縮させ、L
SI製造工程の短時間化を図る必要がある。本発明は、
かかる点に鑑みて成されたもので、特に、素子分離工程
における熱処理時間を短時間化することを目的としてい
る。
In the formation of such an element isolation region, a long thermal oxidation is required for pyrooxidation for a thick pyrooxide film, so that the processing time is shortened and L
It is necessary to shorten the SI manufacturing process. The present invention
The present invention has been made in view of the above point, and particularly aims to shorten the heat treatment time in the element isolation step.

【0006】[0006]

【課題を解決するための手段】本発明の素子分離方法
は、Si製LSIのLOCOSによる素子分離方法にお
いて、Si膜上に酸化抑止膜を形成する工程と、酸化抑
止膜を所定形状にパターニングした後、フッ素を所定形
状の酸化抑止膜以外の領域のSi膜にイオン注入する工
程と、注入されたフッ素を含むSi膜をパイロ酸化する
工程とを備えることを特徴とする。
According to the element isolation method of the present invention, in the element isolation method by LOCOS of Si LSI, a step of forming an oxidation inhibiting film on a Si film and patterning the oxidation inhibiting film into a predetermined shape. After that, the method is characterized by including a step of ion-implanting fluorine into the Si film in a region other than the oxidation suppressing film having a predetermined shape, and a step of pyrooxidizing the Si film containing the injected fluorine.

【0007】あるいは、本発明の素子分離方法は、Si
製LSIのLOCOSによる素子分離方法において、S
i膜上にパッド酸化膜、酸化抑止膜の順序に形成する工
程と、パッド酸化膜上に形成されている酸化抑止膜を所
定形状にパターニングした後、フッ素を所定形状の酸化
抑止膜以外の領域のSi膜にイオン注入する工程と、注
入されたフッ素を含むSi膜をパイロ酸化する工程とを
備えることを特徴とする。
Alternatively, the element isolation method of the present invention uses Si
In the element isolation method by LOCOS of the LSI manufactured by S,
A step of forming a pad oxide film and an oxidation inhibiting film in this order on the i film, and after patterning the oxidation inhibiting film formed on the pad oxide film into a predetermined shape, fluorine is applied to a region other than the oxidation inhibiting film having a predetermined shape. And a step of pyrolyzing the implanted Si film containing fluorine.

【0008】即ち、本発明は、Si34膜のパターン形
成後に、フッ素(F)イオンをSi基板表面のパッド酸化
膜上からイオン注入法を用いて注入後、パイロ酸化を行
い、Si基板表面のパイロ酸化速度を増加させることに
より酸化膜層を形成し、酸化時間の短縮を図るものであ
る。機構として、まず、Si基板表面に注入されたFイ
オンは、Si−Si結合を切断し、Si基板表面でSi
のダングリングボンドの形成や、Si−F結合を形成す
ると考えられる。
That is, according to the present invention, after the patterning of the Si 3 N 4 film, fluorine (F) ions are implanted from above the pad oxide film on the surface of the Si substrate by the ion implantation method, and then pyrooxidation is performed to perform the Si substrate oxidation. By increasing the rate of pyrooxidation on the surface, an oxide film layer is formed to shorten the oxidation time. As a mechanism, first, the F ions implanted on the surface of the Si substrate break the Si-Si bond, and Si on the surface of the Si substrate.
It is considered that the dangling bond and the Si—F bond are formed.

【0009】次に、このSiのダングリングボンドやS
i−F結合は、熱酸化により従来に比べて容易にSi−
Oの結合へ変化すると思われる。
Next, this Si dangling bond and S
The i-F bond can be easily oxidized by thermal oxidation into Si-
It seems to change to O bond.

【0010】[0010]

【発明の実施の形態】BEST MODE FOR CARRYING OUT THE INVENTION

(第1実施形態)本発明を具体化した第1の実施形態を
図1を参照しつつ説明する。図1は本発明のLOCOS
による素子分離方法の工程断面図である。 (1)酸化抑止膜形成 最終的にSi製のLSIとなるSi膜1上に温度110
0℃での熱酸化により薄いSiO2製のパッド酸化膜2
を形成後(図1a)、局所的に酸化するLOCOS工程
用に温度500℃でのプラズマCVDによりパッド酸化
膜上にSi34製の酸化抑止膜3を堆積する(図1
b)。
(First Embodiment) A first embodiment of the present invention will be described with reference to FIG. FIG. 1 shows the LOCOS of the present invention.
6A to 6C are process cross-sectional views of the element isolation method by. (1) Formation of Oxidation Suppression Film A temperature of 110 is formed on the Si film 1 that will eventually become an LSI made of Si.
Pad oxide film 2 made of thin SiO 2 by thermal oxidation at 0 ° C
After the formation (FIG. 1a), the oxidation inhibiting film 3 made of Si 3 N 4 is deposited on the pad oxide film by plasma CVD at a temperature of 500 ° C. for the LOCOS step of locally oxidizing (FIG. 1A).
b).

【0011】この時のパッド酸化膜の膜厚は、500
Å、酸化抑止膜の膜厚は、2000Åである。 (2)酸化抑止層のパターニング 図中央の素子形成領域上のみにSi34製の酸化抑止膜
を残すようにするため、レジストの塗布、露光、現像に
より酸化抑止膜3上に所定形状のレジスト4を形成する
(図1c)。
At this time, the thickness of the pad oxide film is 500
Å The thickness of the oxidation inhibiting film is 2000Å. (2) Patterning of oxidation inhibiting layer In order to leave the oxidation inhibiting film made of Si 3 N 4 only on the element formation region in the center of the figure, a predetermined shape is formed on the oxidation inhibiting film 3 by applying resist, exposing and developing. A resist 4 is formed (FIG. 1c).

【0012】さらに、Si膜1に垂直な方向にRIE等
のドライエッチングを行い、Si34製の酸化抑止層を
レジストの形状に合わせて所定形状にパターニングし
て、所定形状の酸化抑止膜5をパッド酸化膜2上に残
し、レジストを剥離する(図1d)。 (3)Fイオン注入 フッ素7をパッド酸化膜2上からSi膜1表面にイオン
注入する(図1e)。
Further, dry etching such as RIE is performed in a direction perpendicular to the Si film 1, and the oxidation inhibiting layer made of Si 3 N 4 is patterned into a predetermined shape in accordance with the shape of the resist to form an oxidation inhibiting film having a predetermined shape. 5 is left on the pad oxide film 2 and the resist is peeled off (FIG. 1d). (3) F ion implantation Fluorine 7 is ion-implanted from the pad oxide film 2 onto the surface of the Si film 1 (FIG. 1e).

【0013】その注入条件はイオン種F+、加速電圧1
00keV、ドーズ量1×1016atmscm-2であ
る。この時、厚さ2000ÅのSi34製の所定形状の
酸化抑止膜5の被覆部では、Si膜1へのイオン注入は
疎外されるが、表面に厚さ500ÅのSiO2製のパッ
ド酸化膜2が露出している酸化抑止膜の非被覆部では、
FイオンがSi膜1に注入される。
The implantation conditions are ion species F + and accelerating voltage 1
It is 00 keV and the dose amount is 1 × 10 16 atmscm −2 . At this time, although the ion implantation into the Si film 1 is alienated at the coating portion of the oxidation inhibiting film 5 made of Si 3 N 4 having a thickness of 2000 Å, the surface of the pad oxide made of SiO 2 having a thickness of 500 Å is oxidized. In the non-coated portion of the oxidation inhibiting film where the film 2 is exposed,
F ions are implanted in the Si film 1.

【0014】ここで、図1で左右に位置し、のちに左右
の素子分離領域となるSi膜1へのFイオンの注入深さ
を、約2000Åに設定している。この場合、LOCO
S形成時のSi34膜中へのFイオンの注入深さは、公
知の文献、例えば、James F.Gibbons,
William S.Johnson,Steven
W.Mylore 等の著による”Projected
RangeStatistics2nd Editi
on”HALSTEAD PRESS(1975)を参
照すると、同一条件下でのSi基板中へのFイオンの注
入深さと比較して約1000Åと約1/2となる。
Here, the implantation depth of F ions into the Si film 1 which is located on the left and right in FIG. 1 and later becomes the left and right element isolation regions is set to about 2000 Å. In this case, LOCO
The implantation depth of F ions into the Si 3 N 4 film during S formation is known in the literature, for example, James F. Gibbons,
William S. Johnson, Steven
W. "Projected" by Mylor et al.
RangeStatistics2nd Editi
Referring to "on" HALSTEAD PRESS (1975), the implantation depth of F ions into the Si substrate under the same conditions is about 1000Å and about 1/2.

【0015】このことから、本実施形態では、Si34
膜のドライエッチング後にレジスト剥離をしてから、F
イオン注入を行った。 (4)パイロ酸化 熱処理炉において、注入されたフッ素を含むSi膜をパ
イロ酸化して波長546nmでの屈折率が1.456〜
1.460となるパイロ酸化膜6とし、素子分離層の形
成を行う(図1f)。
From this, in the present embodiment, Si 3 N 4 is used.
After removing the resist after dry etching of the film, F
Ion implantation was performed. (4) Pyrooxidation In a heat treatment furnace, the injected Si film containing fluorine is pyrooxidized to obtain a refractive index of 1.456 to 456 nm.
An element isolation layer is formed using the pyro oxide film 6 of 1.460 (FIG. 1f).

【0016】本発明の素子分離方法で作製されるパイロ
酸化膜の屈折率の値1.456〜1.460は、前述し
たフッ素を含まない従来のパイロ酸化膜の屈折率の値
1.452〜1.462と同等である。形成条件は、温
度1000℃、流量H2:3SLM、O2:3SLM(た
だし、STMは毎分あたりの気体の標準状態におけるリ
ットル数)である。
The refractive index values of 1.456 to 1.460 of the pyro oxide film produced by the element isolation method of the present invention are the same as those of the conventional pyro oxide film containing no fluorine as described above. It is equivalent to 1.462. The formation conditions are a temperature of 1000 ° C. and a flow rate of H 2 : 3SLM and O 2 : 3SLM (where STM is the number of liters of gas in a standard state per minute).

【0017】130分のパイロ酸化を行い素子分離領域
の酸化膜厚が6000Åとなるように素子分離形成条件
の設定を行った。Si膜をパイロ酸化すると、パイロ酸
化膜は、酸化されるSi膜の2〜4倍以上になる。その
ため、Si膜へのFイオンの注入深さは、形成されるパ
イロ酸化膜の厚さより小さな値で良い。
Pyrooxidation was performed for 130 minutes, and the device isolation formation conditions were set so that the oxide film thickness in the device isolation region was 6000 Å. When the Si film is pyrooxidized, the pyrooxidized film becomes 2 to 4 times or more as large as the oxidized Si film. Therefore, the implantation depth of F ions into the Si film may be smaller than the thickness of the pyro oxide film formed.

【0018】特記すべきことは、本実施形態において、
パイロ酸化速度が従来に比べて70%大きくなることで
ある。 (5)活性層形成 左右に素子分離領域形成後、中央の活性領域表面に形成
されたSi34製の酸化抑止膜を140℃の熱燐酸中で
エッチングして活性層領域を形成する(図1g)。
It should be noted that in this embodiment,
That is, the pyrooxidation rate is 70% higher than that of the conventional one. (5) Active layer formation After the element isolation regions are formed on the left and right sides, the oxidation inhibiting film made of Si 3 N 4 formed on the surface of the central active region is etched in hot phosphoric acid at 140 ° C. to form the active layer region ( Figure 1g).

【0019】結果として、本実施形態の素子分離方法に
よれば、イオン注入されたフッ素に基づいて、短い時間
でパイロ酸化膜が形成される。 (第2実施形態)上の実施形態は、素子分離領域となる
左右のSi膜へのイオン注入深さに応じて酸化抑止膜の
厚さが変わる構成であったが、次にフッ素のSi膜への
イオン注入時に酸化抑止膜の他に、レジストもマスクに
利用する素子分離方法について述べる。
As a result, according to the element isolation method of this embodiment, the pyro-oxide film is formed in a short time based on the ion-implanted fluorine. (Second Embodiment) In the above embodiment, the thickness of the oxidation inhibiting film is changed according to the ion implantation depth into the left and right Si films to be the element isolation regions. An element isolation method will be described in which a resist is used as a mask in addition to an oxidation prevention film at the time of ion implantation into silicon.

【0020】図2は別の本発明のLOCOSによる素子
分離方法の工程断面図である。 (1)酸化抑止膜形成 最終的にSi製のLSIとなるSi膜1上に温度110
0℃での熱酸化により厚さ500ÅのSiO2製のパッ
ド酸化膜2を形成後(図2a)、局所的に酸化するLO
COS工程用に温度500℃でのプラズマCVDにより
厚さ1000Åのパッド酸化膜上にSi34製の酸化抑
止膜3を堆積する(図2b)。
2A to 2C are sectional views of steps of another LOCOS element isolation method of the present invention. (1) Formation of Oxidation Suppression Film A temperature of 110 is formed on the Si film 1 that will eventually become an LSI made of Si.
After the pad oxide film 2 made of SiO 2 having a thickness of 500 Å is formed by thermal oxidation at 0 ° C. (FIG. 2a), LO is locally oxidized.
For the COS process, an oxidation inhibiting film 3 made of Si 3 N 4 is deposited on the pad oxide film having a thickness of 1000 Å by plasma CVD at a temperature of 500 ° C (Fig. 2b).

【0021】レジストをフッ素の注入阻止膜に用いるの
で、酸化抑止膜の膜厚は、1000Åと薄くなってい
る。 (2)酸化抑止層のパターニング 図中央の素子形成領域上のみにSi34製の酸化抑止膜
を残すようにするため、レジストの塗布、露光、現像に
より酸化抑止膜3上に所定形状のレジスト4を形成する
(図2c)。
Since the resist is used as the fluorine injection blocking film, the film thickness of the oxidation inhibiting film is as thin as 1000Å. (2) Patterning of oxidation inhibiting layer In order to leave the oxidation inhibiting film made of Si 3 N 4 only on the element formation region in the center of the figure, a predetermined shape is formed on the oxidation inhibiting film 3 by applying resist, exposing and developing. A resist 4 is formed (FIG. 2c).

【0022】さらに、Si膜1に垂直な方向にRIE等
のドライエッチングを行い、Si34製の酸化抑止層を
レジストの形状に合わせて所定形状にパターニングし
て、所定形状の酸化抑止膜5をパッド酸化膜2上に残す
(図2d)。このとき、厚さ6000Åのレジスト4は
所定形状の酸化抑止膜5上に残っている。 (3)Fイオン注入 フッ素7をパッド酸化膜2上からSi膜1表面にイオン
注入する(図2e)。
Further, dry etching such as RIE is performed in a direction perpendicular to the Si film 1, and the oxidation inhibiting layer made of Si 3 N 4 is patterned into a predetermined shape in accordance with the shape of the resist to form an oxidation inhibiting film having a predetermined shape. 5 is left on the pad oxide film 2 (FIG. 2d). At this time, the resist 4 having a thickness of 6000Å remains on the oxidation inhibiting film 5 having a predetermined shape. (3) F ion implantation Fluorine 7 is ion-implanted from the pad oxide film 2 onto the surface of the Si film 1 (FIG. 2e).

【0023】その注入条件はイオン種F+、加速電圧1
00keV、ドーズ量1×1016atmscm-2であ
る。この時、厚さ6000Åのレジスト4及び厚さ10
00ÅのSi34製の所定形状の酸化抑止膜5の被覆部
では、Si膜1へのイオン注入は疎外されるが、表面に
厚さ500ÅのSiO2製のパッド酸化膜2が露出して
いる、所定形状の酸化抑止膜5の非被覆部では、Fイオ
ンがSi膜1に注入される。
The implantation conditions are ion species F + and accelerating voltage 1
It is 00 keV and the dose amount is 1 × 10 16 atmscm −2 . At this time, a resist 4 having a thickness of 6000Å and a thickness of 10
Although the ion implantation into the Si film 1 is alienated in the coating portion of the oxidation inhibiting film 5 made of Si 3 N 4 of 00 Å, the pad oxide film 2 made of SiO 2 having a thickness of 500 Å is exposed on the surface. In the non-covered portion of the oxidation inhibiting film 5 having a predetermined shape, F ions are implanted into the Si film 1.

【0024】ここで、図1で左右に位置し、のちに左右
の素子分離領域となるSi膜1へのFイオンの注入深さ
を、約2000Åに設定している。この場合、Si34
膜中へのFイオンは、レジストに阻まれて、注入されな
い。フッ素のイオン注入後、酸化抑止膜上のレジストを
剥離した。
Here, the implantation depth of F ions into the Si film 1 which is located on the left and right in FIG. 1 and later becomes the left and right element isolation regions is set to about 2000 Å. In this case, Si 3 N 4
The F ions in the film are blocked by the resist and are not injected. After the fluorine ion implantation, the resist on the oxidation inhibiting film was peeled off.

【0025】なぜなら、Si34膜の膜厚を、注入する
Fイオンの注入深さの半分以下に設定するプロセスを行
う場合、Si34膜のドライエッチング後のレジスト剥
離前にFイオン注入を行い、素子形成領域に、Fイオン
が注入されないようにする必要があるからである。本実
施形態の場合、酸化抑止膜が薄くても素子形成領域に悪
影響が生じることがなく、特に、厚くするとクラック
(ひび)が入りやすいSi34膜を種々のイオン注入条
件で酸化抑止膜として利用できるようになる。 (4)パイロ酸化 熱処理炉において、注入されたフッ素を含むSi膜をパ
イロ酸化してパイロ酸化膜6とし、素子分離層の形成を
行う(図2f)。
This is because when the process of setting the film thickness of the Si 3 N 4 film to less than half the implantation depth of the F ions to be implanted, the F ions are removed before the resist is removed after the dry etching of the Si 3 N 4 film. This is because it is necessary to perform implantation so that F ions are not implanted into the element formation region. In the case of the present embodiment, even if the oxidation prevention film is thin, no adverse effect is exerted on the element formation region. Particularly, if the thickness is increased, a Si 3 N 4 film that is easily cracked can be formed under various ion implantation conditions. Will be available as. (4) Pyrooxidation In the heat treatment furnace, the injected Si film containing fluorine is pyrooxidized to form the pyrooxide film 6 to form the element isolation layer (FIG. 2f).

【0026】形成条件は、温度1000℃、流量H2
3SLM、O2:3SLM(ただし、STMは毎分あた
りの気体の標準状態におけるリットル数)である。13
0分のパイロ酸化を行い素子分離領域の酸化膜厚が60
00Åとなるように素子分離形成条件の設定を行った。
特記すべきことは、本実施形態において、パイロ酸化速
度が従来に比べて70%大きくなることである。 (5)活性層形成 左右に素子分離領域形成後、中央の活性領域表面に形成
されたSi34製の酸化抑止膜を140℃の熱燐酸中で
エッチングして活性層領域を形成する(図2g)。
The formation conditions are a temperature of 1000 ° C. and a flow rate H 2 :
3SLM, O 2 : 3SLM (where STM is the number of liters per minute in the standard state of gas). 13
Pyro-oxidation is performed for 0 minutes and the oxide film thickness in the element isolation region is 60
The element isolation formation conditions were set so that the value was 00Å.
It should be noted that in the present embodiment, the pyrooxidation rate is 70% higher than that of the conventional one. (5) Active layer formation After the element isolation regions are formed on the left and right sides, the oxidation inhibiting film made of Si 3 N 4 formed on the surface of the central active region is etched in hot phosphoric acid at 140 ° C. to form the active layer region ( Figure 2g).

【0027】結果として、本実施形態の素子分離方法に
よれば、所定形状の酸化抑止膜5が薄いため、第1実施
形態より短い時間で所定形状の酸化抑止膜5を形成でき
るだけでなく、フッ素を含有するSi膜から短い時間で
パイロ酸化膜が形成される。上の実施形態は一定条件で
のパイロ酸化膜の製造工程について述べてきたが、以下
にフッ素が増えると、どの程度酸化速度が増すのかを種
々のドーズ量と酸化温度をパラメータとして示すことに
する。
As a result, according to the element isolation method of this embodiment, since the oxidation inhibiting film 5 having a predetermined shape is thin, not only the oxidation inhibiting film 5 having a predetermined shape can be formed in a shorter time than in the first embodiment, but also fluorine is not formed. The Pyro oxide film is formed in a short time from the Si film containing Si. Although the above embodiment has described the manufacturing process of the pyro oxide film under a constant condition, various dose amounts and oxidation temperatures will be shown below as parameters as to how much the oxidation rate increases as the amount of fluorine increases. .

【0028】図3に2000Åの深さにFイオン注入
後、酸化温度を変化させてパイロ酸化膜を形成したとき
の酸化速度の酸化温度依存性を示す。形成条件は、温度
1000℃、流量H2:5SLM、O2:5SLM(ただ
し、STMは毎分あたりの気体の標準状態におけるリッ
トル数)である。また、注入条件はイオン種F+、加速
電圧100keV、ドーズ量1×1015〜1×1016
tmscm-2である。
FIG. 3 shows the dependence of the oxidation rate on the oxidation temperature when the pyrooxide film is formed by changing the oxidation temperature after the F ion implantation to a depth of 2000 liters. The formation conditions are a temperature of 1000 ° C., a flow rate of H 2 : 5 SLM, and a flow rate of O 2 : 5 SLM (where STM is the number of liters of gas in a standard state per minute). The implantation conditions are ion species F + , accelerating voltage 100 keV, dose amount 1 × 10 15 to 1 × 10 16 a.
It is tmscm -2 .

【0029】図3の●は、従来のイオン注入が無いとき
の酸化速度、○は、本発明のフッ素のドーズ量1×10
15atmscm-2のときの酸化速度、◆は、本発明のフ
ッ素のドーズ量5×1015atmscm-2のときの酸化
速度、◇は、本発明のフッ素のドーズ量1×1016at
mscm-2のときの酸化速度をそれぞれ、示している。
In FIG. 3, the black circle indicates the oxidation rate without conventional ion implantation, and the white circle indicates the fluorine dose of the present invention of 1 × 10.
Oxidation rate at 15 atmscm −2 , ◆ is the fluorine dose amount of the present invention of 5 × 10 15 atmscm −2 , and ◇ is the fluorine dose amount of the present invention of 1 × 10 16 at
The oxidation rates at mscm −2 are shown.

【0030】酸化速度は、イオン注入を行わなかった場
合と比較して、全体に速くなっている。また、酸化速度
はイオン注入時のフッ素イオンの注入量と相関が認めら
れ、特に、950℃以上で酸化速度が大きく変化してい
る。これは、Fイオンの注入により形成されたSi−F
がSi−Oに変化したためと考えられる。
The oxidation rate is generally higher than that in the case where ion implantation is not performed. Further, the oxidation rate has a correlation with the amount of fluorine ions implanted at the time of ion implantation, and in particular, the oxidation rate greatly changes at 950 ° C. or higher. This is Si-F formed by implantation of F ions.
Is considered to have changed to Si-O.

【0031】例えば、図3でパイロ酸化温度が1000
℃、ガス流量がH2:5SLM、O2:5SLMの場合、
従来のイオン注入がないときの酸化速度が2400Å/
時間であるのに対して、フッ素のドーズ量が1×1015
atmscm-2(図中で1E15atms/cm2と表
現)では2800Å/時間と約16%向上している。同
様にフッ素のドーズ量が5×1015atmscm-2(図
中で5E15atms/cm2と表現)では3500Å
/時間と約45%向上している。
For example, in FIG. 3, the pyrooxidation temperature is 1000.
C, gas flow rate is H 2 : 5 SLM, O 2 : 5 SLM,
Oxidation rate without conventional ion implantation is 2400Å /
It is time, but the dose of fluorine is 1 × 10 15
At atmscm -2 (expressed as 1E15 atms / cm 2 in the figure), it is 2800Å / hour, which is an improvement of about 16%. Similarly, when the dose amount of fluorine is 5 × 10 15 atmscm −2 (expressed as 5E15 atms / cm 2 in the figure), it is 3500 Å
/ Hour, about 45% improvement.

【0032】さらに、フッ素のドーズ量が1×1016
tmscm-2(図中で1E16atms/cm2と表
現)では4200Å/時間と約75%向上している。続
いて、このような酸化速度の向上が一定の厚さの素子分
離領域を形成するのにどのくらいの時間の短縮につなが
るかを述べる。同様のイオン注入条件でパイロ酸化を行
った時の酸化膜厚の酸化時間依存性を図4に示す。
Further, the dose of fluorine is 1 × 10 16 a
At tmscm -2 (expressed as 1E16 atms / cm 2 in the figure), it is 4200 Å / hour, which is an improvement of about 75%. Next, it will be described how such an improvement in the oxidation rate leads to a reduction in the time required to form an element isolation region having a constant thickness. FIG. 4 shows the oxidation time dependence of the oxide film thickness when pyrooxidation was performed under the same ion implantation conditions.

【0033】図4中の記号の条件は、先の図3の同一記
号の条件と同じである。例えば、この図中の(●)は、
Fイオン注入層を形成しない場合の酸化膜厚の酸化時間
依存性を示している。酸化膜厚は、酸化時間と共に単調
に増加している。これに対し、Fイオンを注入して熱酸
化を行った試料(○)、(◇)、(◆)では、最初、熱
酸化速度はFイオン注入量の増大に伴なって急激に増加
しているが、熱酸化時間が長くなるにつれて、酸化膜厚
の増加が飽和する傾向を示す。
The conditions of the symbols in FIG. 4 are the same as the conditions of the same symbols in FIG. For example, (●) in this figure
It shows the oxidation time dependence of the oxide film thickness when the F ion implantation layer is not formed. The oxide film thickness monotonically increases with the oxidation time. On the other hand, in the samples (○), (◇), (◆) in which F ions were implanted and subjected to thermal oxidation, first, the thermal oxidation rate increased sharply as the F ion implantation amount increased. However, the increase in the oxide film thickness tends to saturate as the thermal oxidation time increases.

【0034】そして、1×1016atmscm-2の濃度
で、2000Åの深さにフッ素イオン注入を行ない60
00Åの酸化膜を形成する場合、フッ素イオン注入を行
わない場合と比較して、従来の170分間から本発明の
60分間へと約1.5時間の時間短縮が可能となること
が分かる。よって、従来の素子分離方法のパイロ酸化に
比べて、本実施形態の素子分離方法のパイロ酸化は、熱
酸化時間が半減する。
Then, fluorine ions are implanted at a concentration of 1 × 10 16 atmscm -2 to a depth of 2000 Å.
It can be seen that when the oxide film of 00Å is formed, the time can be shortened by about 1.5 hours from the conventional 170 minutes to 60 minutes of the present invention, as compared with the case where the fluorine ion implantation is not performed. Therefore, as compared with the pyrooxidation of the conventional element isolation method, the pyrooxidation of the element isolation method of the present embodiment halves the thermal oxidation time.

【0035】尚、前述した実施形態において、いずれも
パッド酸化膜をSi膜表面に設けているが、パッド酸化
膜2は、パイロ酸化膜6のバーズビーク(birds
beak)を抑制する上で有効であるが、パイロ酸化時
間を短縮するという目的を鑑みれば、特に必要としな
い。
In each of the above-described embodiments, the pad oxide film is provided on the surface of the Si film, but the pad oxide film 2 is the bird's beak of the pyro oxide film 6.
It is effective in suppressing the break), but is not particularly necessary in view of the purpose of shortening the pyrooxidation time.

【0036】[0036]

【発明の効果】本発明の素子分離方法は、素子分離形成
時の工程の熱酸化時間の短縮化を図ることができる。こ
のことにより、TAT(Turn Around Ti
me:応答時間)の短縮、ロット処理量の増大が可能と
なる。
According to the element isolation method of the present invention, the thermal oxidation time in the step of forming the element isolation can be shortened. This allows TAT (Turn Around Ti)
(me: response time) can be shortened and lot throughput can be increased.

【0037】さらに、熱酸化に要する熱エネルギー消費
の削減も行うことができる。
Furthermore, it is possible to reduce the consumption of thermal energy required for thermal oxidation.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の剥離後フッ素イオンを注入する素子分
離方法の工程図である。
FIG. 1 is a process drawing of an element isolation method of implanting fluorine ions after peeling according to the present invention.

【図2】本発明の剥離前フッ素イオンを注入する素子分
離方法の工程図である。
FIG. 2 is a process drawing of an element isolation method of implanting fluorine ions before peeling according to the present invention.

【図3】本発明のフッ素イオン量と酸化速度との相関図
である。
FIG. 3 is a correlation diagram between the amount of fluorine ions and the oxidation rate of the present invention.

【図4】本発明のフッ素イオン量と酸化膜厚との相関図
である。
FIG. 4 is a correlation diagram between the amount of fluorine ions and the oxide film thickness of the present invention.

【図5】従来の素子分離方法の工程図である。FIG. 5 is a process chart of a conventional element isolation method.

【符号の説明】[Explanation of symbols]

1 Si膜 2 パッド酸化膜 3 酸化抑止膜 4 レジスト 5 所定形状の酸化抑止膜 6 パイロ酸化膜 7 フッ素 DESCRIPTION OF SYMBOLS 1 Si film 2 Pad oxide film 3 Oxidation inhibiting film 4 Resist 5 Oxidation inhibiting film of a predetermined shape 6 Pyro oxide film 7 Fluorine

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 Si製LSIのLOCOSによる素子分
離方法において、Si膜上に酸化抑止膜を形成する工程
と、酸化抑止膜を所定形状にパターニングした後、フッ
素を所定形状の酸化抑止膜以外の領域のSi膜にイオン
注入する工程と、注入されたフッ素を含むSi膜をパイ
ロ酸化する工程とを備えることを特徴とする素子分離方
法。
1. An LOCOS element isolation method for a Si LSI, comprising the steps of forming an oxidation inhibiting film on a Si film, patterning the oxidation inhibiting film into a predetermined shape, and then adding fluorine to a layer other than the oxidation inhibiting film having a predetermined shape. An element isolation method comprising: a step of implanting ions into a Si film in a region; and a step of pyrooxidizing the implanted Si film containing fluorine.
【請求項2】 Si膜と酸化抑止膜との間にパッド酸化
膜を形成することを特徴とする請求項1の素子分離方
法。
2. The device isolation method according to claim 1, wherein a pad oxide film is formed between the Si film and the oxidation inhibiting film.
JP4367896A 1996-02-29 1996-02-29 Element isolation method Pending JPH09237784A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4367896A JPH09237784A (en) 1996-02-29 1996-02-29 Element isolation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4367896A JPH09237784A (en) 1996-02-29 1996-02-29 Element isolation method

Publications (1)

Publication Number Publication Date
JPH09237784A true JPH09237784A (en) 1997-09-09

Family

ID=12670507

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4367896A Pending JPH09237784A (en) 1996-02-29 1996-02-29 Element isolation method

Country Status (1)

Country Link
JP (1) JPH09237784A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000353699A (en) * 1999-05-14 2000-12-19 Lucent Technol Inc Method of forming an oxide on a layer of material
JP2000357689A (en) * 1999-05-14 2000-12-26 Lucent Technol Inc Integrated circuit device with oxide region

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000353699A (en) * 1999-05-14 2000-12-19 Lucent Technol Inc Method of forming an oxide on a layer of material
JP2000357689A (en) * 1999-05-14 2000-12-26 Lucent Technol Inc Integrated circuit device with oxide region

Similar Documents

Publication Publication Date Title
JPS5913334A (en) Method of producing oxidized film of integrated circuit
US5447885A (en) Isolation method of semiconductor device
US4292156A (en) Method of manufacturing semiconductor devices
JPS6359251B2 (en)
US5937310A (en) Reduced bird's beak field oxidation process using nitrogen implanted into active region
JPH0748491B2 (en) Method for manufacturing integrated circuit semiconductor device
US5397732A (en) PBLOCOS with sandwiched thin silicon nitride layer
JPH0312785B2 (en)
JPH0628282B2 (en) Method for manufacturing semiconductor device
JPH0254657B2 (en)
JPH09237784A (en) Element isolation method
US5877073A (en) Modified poly-buffered locos forming technology avoiding the positive charge trapping at the beak of field oxide
JP2788889B2 (en) Separation forming method in semiconductor device
US5726091A (en) Method of reducing bird's beak of field oxide using reoxidized nitrided pad oxide layer
JP2586431B2 (en) Method for manufacturing semiconductor device
US6194288B1 (en) Implant N2 into a pad oxide film to mask the active region and grow field oxide without Si3N4 film
KR100336567B1 (en) Device Separation Method in Semiconductor Devices
JP2707901B2 (en) Method for manufacturing semiconductor device
JPH097967A (en) Method for manufacturing semiconductor device
JPH05175190A (en) Manufacture of semiconductor device
JPH04267336A (en) Manufacture of semiconductor device
JPH0628281B2 (en) Method for manufacturing semiconductor device
JPS5931215B2 (en) How to form an insulating layer
JPS58213444A (en) Manufacture of semiconductor device
JPH0467649A (en) Manufacture of semiconductor device