JPH0956164A - Parallel connection method of power converters - Google Patents

Parallel connection method of power converters

Info

Publication number
JPH0956164A
JPH0956164A JP7233315A JP23331595A JPH0956164A JP H0956164 A JPH0956164 A JP H0956164A JP 7233315 A JP7233315 A JP 7233315A JP 23331595 A JP23331595 A JP 23331595A JP H0956164 A JPH0956164 A JP H0956164A
Authority
JP
Japan
Prior art keywords
current transformer
current
power converters
power converter
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7233315A
Other languages
Japanese (ja)
Other versions
JP3421480B2 (en
Inventor
Kazuki Morita
一樹 森田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Electric Manufacturing Ltd
Original Assignee
Toyo Electric Manufacturing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Electric Manufacturing Ltd filed Critical Toyo Electric Manufacturing Ltd
Priority to JP23331595A priority Critical patent/JP3421480B2/en
Publication of JPH0956164A publication Critical patent/JPH0956164A/en
Application granted granted Critical
Publication of JP3421480B2 publication Critical patent/JP3421480B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Measuring Instrument Details And Bridges, And Automatic Balancing Devices (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Inverter Devices (AREA)

Abstract

(57)【要約】 【課題】外来ノイズに強く信頼性の高い、電力変換器の
並列接続方法を提供することにある。 【解決手段】第1の電力変換器(101)の出力線を第
1の変流器(111)の1次側に貫通させ、第1の電力
変換器(101)と並列に接続される第2〜nの電力変
換器(102〜10n)の出力線をそれぞれ第2〜nの
変流器(112〜11m)の1次側に貫通させる。さら
に、第1〜nの変流器(111〜11m)の2次側出力
線のすべてをそれぞれ同一方向で第nの変流器(11
n)の1次側に貫通させ、第nの変流器(11n)の2
次側出力に抵抗(121)を接続することにある。
(57) Abstract: It is an object of the present invention to provide a parallel connection method of power converters that is strong against external noise and highly reliable. A first power converter (101) has an output line penetrating the primary side of a first current transformer (111) and connected in parallel with the first power converter (101). The output lines of the 2 to n power converters (102 to 10n) are passed through the primary sides of the 2 to nth current transformers (112 to 11m), respectively. Furthermore, all of the secondary side output lines of the first to n-th current transformers (111 to 11m) are arranged in the same direction in the n-th current transformer (11 to 11m).
n) through the primary side of the n-th current transformer (11n)
It is to connect a resistor (121) to the secondary output.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、インバータ装置など電
力変換器の並列接続方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a parallel connection method for power converters such as inverter devices.

【0002】[0002]

【従来の技術】従来からの電力変換器の並列接続方法
は、図3に示すように、第1の電力変換器(101)の
出力線を第1の変流器(111)の1次側に貫通させ、
第1の電力変換器(101)と並列に接続される第2〜
nの電力変換器(102〜10n)の出力線をそれぞれ
第2〜mの変流器(112〜11m)の1次側に貫通さ
せ、さらに、第1〜mの変流器(111〜11m)の2
次側出力にそれぞれ制御回路(131)に配置した電流
/電圧変換用ダミー抵抗(121〜12n)を接続し、
そのダミー抵抗(121〜12n)の個々の両端電圧を
演算増幅器を用いた加算回路(141)にて加算し、そ
の加算回路(141)の出力を、複数個並列に接続され
た電力変換器(101〜10n)の合計電流の検出電流
信号とし、この検出電流信号を使って並列接続された電
力変換器を制御するものであった。また、図3で示した
ものとは別な方法のものも知られている。この方法は図
4に示すように、第1〜nの電力変換器(201〜20
n)の出力をすべて合成した後の出力線を変流器(21
1)の1次側に貫通させ、前記変流器(211)の2次
側出力に制御回路(231)に配置した電流/電圧変換
用ダミー抵抗(221)を接続し、そのダミー抵抗(2
21)の両端電圧を検出電流信号とし、この検出電流信
号を使って並列接続された電力変換器を制御するもので
あった。
2. Description of the Related Art A conventional parallel connection method for power converters is, as shown in FIG. 3, to connect an output line of a first power converter (101) to a primary side of a first current transformer (111). To penetrate
Second to second connected in parallel with the first power converter (101)
The output lines of the n power converters (102 to 10n) are passed through the primary side of the 2nd to mth current transformers (112 to 11m), respectively, and further the 1st to mth current transformers (111 to 11m). ) 2
Connect the dummy resistors (121 to 12n) for current / voltage conversion, which are respectively arranged in the control circuit (131), to the secondary outputs,
The voltage across each of the dummy resistors (121 to 12n) is added by an adder circuit (141) using an operational amplifier, and a plurality of outputs of the adder circuit (141) are connected in parallel to a power converter ( The detected current signal is a total current of 101 to 10 n), and the detected current signal is used to control the power converters connected in parallel. A method other than that shown in FIG. 3 is also known. This method, as shown in FIG. 4, includes first to nth power converters (201 to 20).
The output line after combining all the outputs of
1) is passed through the primary side of the current transformer (211), the dummy resistor (221) for current / voltage conversion arranged in the control circuit (231) is connected to the secondary side output, and the dummy resistor (2
The voltage across 21) is used as a detection current signal, and the detection current signal is used to control the power converters connected in parallel.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、かよう
な方法では次のような課題があった。 (イ)低電圧で駆動される制御回路のグランド電位の線
が大電流が流れる電力変換器の出力に設けた変流器まで
配線されているため、このグランド電位の線にノイズが
のり易く制御回路誤動作に問題があった。 (ロ)図3で示した方法では、演算増幅器が不可欠とな
り応答性が問題となっていた。さらに回路が複雑となり
信頼性が下がるという問題もあった。 (ハ)図4で示した方法では、複数個並列接続された電
力変換器の出力すべてを合成した後の合計電流を検出す
るので大形の変流器が必要となり、このような大形の変
流器は非常に高価であり入手も極めて困難であった。ま
た、制御回路から変流器までの配線長も非常に長くなり
前記(イ)項の問題がますます深刻になっていた。 本発明は上述した点に鑑みて創案されたもので、その目
的とするところは、これらの欠点を解決する電力変換器
の接続方法を提供することにある。
However, such a method has the following problems. (A) Since the ground potential line of the control circuit driven by a low voltage is wired up to the current transformer provided at the output of the power converter through which a large current flows, noise is easily controlled on this ground potential line. There was a problem with the circuit malfunction. (B) In the method shown in FIG. 3, the operational amplifier is indispensable and the responsiveness becomes a problem. There is also a problem that the circuit becomes complicated and the reliability is lowered. (C) In the method shown in FIG. 4, since a total current after detecting all the outputs of the power converters connected in parallel is detected, a large current transformer is required. The current transformer was very expensive and very difficult to obtain. Further, the wiring length from the control circuit to the current transformer becomes very long, and the problem of the above item (a) becomes more serious. The present invention has been made in view of the above points, and an object of the present invention is to provide a method for connecting a power converter that solves these drawbacks.

【0004】[0004]

【課題を解決するための手段】つまり、その目的を達成
するための手段は、第1の電力変換器(101)の出力
線を第1の変流器(111)の1次側に貫通させ、第1
の電力変換器(101)と並列に接続される第2〜nの
電力変換器(102〜10n)の出力線をそれぞれ第2
〜mの変流器(112〜11m)の1次側に貫通させ、
更に前記第1〜mの変流器(111〜11m)の2次側
出力線のすべてをそれぞれ同一方向で第nの変流器(1
1n)の1次側に貫通させ、第nの変流器(11n)の
2次側出力を抵抗(121)の両端に接続し、前記電力
変換器が並列接続した時の合計電流を検出する方法であ
る。
[Means for Solving the Problems] That is, the means for achieving the object is to pass the output line of the first power converter (101) to the primary side of the first current transformer (111). , First
The second to nth power converters (102 to 10n) connected in parallel with the second power converter (101) are respectively connected to the second output lines.
To the primary side of the current transformer (112 to 11 m) of
Further, all of the secondary side output lines of the first to mth current transformers (111 to 11m) are connected in the same direction to the nth current transformer (1).
1n) is passed through to the primary side, the secondary side output of the nth current transformer (11n) is connected to both ends of the resistor (121), and the total current when the power converter is connected in parallel is detected. Is the way.

【0005】[0005]

【作用】本発明による並列接続方法によれば、第1〜m
の変流器(111〜11m)の2次側出力線に直接、電
流/電圧変換用ダミー抵抗(121〜12n)を接続す
るのではなく制御回路(131)の近傍に設けた第nの
変流器(11n)を介して接続するので、第nの変流器
(11n)が電気絶縁の役目をするため、低電圧で駆動
される制御回路(131)のグランド電位の線が大電流
が流れる第1〜mの変流器(111〜11m)まで配線
されるということがなくなる。以下、本発明の一実施例
を図面に基づいて詳述する。
According to the parallel connection method of the present invention, the first to mth
The current-voltage converting dummy resistors (121 to 12n) are not directly connected to the secondary output lines of the current transformers (111 to 11m), but are provided in the vicinity of the control circuit (131). Since it is connected via the current transformer (11n), the n-th current transformer (11n) plays a role of electrical insulation. Therefore, the ground potential line of the control circuit (131) driven by a low voltage causes a large current. It is not necessary to wire the flowing current transformers (111 to 11m). An embodiment of the present invention will be described in detail below with reference to the drawings.

【0006】[0006]

【実施例】図1は本発明の一般的な概念を説明する説明
図、図2はその一実施例を示す構成図であり、図1にお
いては、第1の電力変換器(101)の出力線を第1の
変流器(111)の1次側に貫通させ、第1の電力変換
器(101)と並列に接続される第2〜nの電力変換器
(102〜10n)の出力線をそれぞれ第2〜mの変流
器(112〜11m)の1次側に貫通させ、更に前記第
1〜mの変流器(111〜11m)の2次側出力線のす
べてをそれぞれ同一方向で第nの変流器(11n)の1
次側に貫通させ、第nの変流器(11n)の2次側出力
を抵抗(121)の両端に接続し、前記電力変換器が並
列接続した時の合計電流を検出する方法である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is an explanatory view for explaining the general concept of the present invention, and FIG. 2 is a configuration diagram showing an embodiment thereof. In FIG. 1, the output of a first power converter (101) is shown. An output line of the second to n-th power converters (102 to 10n), which penetrates the wire to the primary side of the first current transformer (111) and is connected in parallel with the first power converter (101). To the primary side of the 2nd to mth current transformers (112 to 11m), and all the secondary side output lines of the 1st to mth current transformers (111 to 11m) in the same direction. 1 of the nth current transformer (11n)
This is a method of penetrating to the secondary side, connecting the secondary side output of the nth current transformer (11n) to both ends of the resistor (121), and detecting the total current when the power converters are connected in parallel.

【0007】図2においては、電力変換器を2並列接続
した場合であり、第1の電力変換器(101)の出力線
を第1の変流器(111)の1次側に貫通させ、第1の
電力変換器(101)と並列に接続される第2の電力変
換器(102)の出力線を第2の変流器(112)の1
次側に貫通させている。更に、第1の変流器(111)
及び第2の変流器(112)の2次側出力線をそれぞれ
同一方向で制御回路(31)の近傍に設けた第3の変流
器(113)の1次側に貫通させ、第3の変流器(11
3)の2次側出力に制御回路(131)に配置した電流
/電圧変換用ダミー抵抗(121)を接続し、そのダミ
ー抵抗(121)の両端電圧を検出電流信号とし、この
検出電流信号を使って並列接続された電力変換器を制御
する。このような構成とする事により、第3の変流器
(113)が電気絶縁の役目をするため低電圧で駆動さ
れる制御回路(131)のグランド電位の線が大電流が
流れる第1の変流器(111)及び第2の変流器(11
2)まで配線されるということがなくなる。更に、第3
の変流器(113)がそのまま第1の変流器(111)
及び第2の変流器(112)の2次側出力電流の加算器
となり、従来不可欠であった演算増幅器等で構成される
加算回路(141)は不要となる。
In FIG. 2, two power converters are connected in parallel, and the output line of the first power converter (101) is passed through to the primary side of the first current transformer (111). The output line of the second power converter (102) connected in parallel with the first power converter (101) is connected to the first current transformer (112) 1
It penetrates to the next side. Furthermore, the first current transformer (111)
And the secondary side output lines of the second current transformer (112) are passed in the same direction to the primary side of the third current transformer (113) provided in the vicinity of the control circuit (31), respectively. Current transformer (11
A current / voltage conversion dummy resistor (121) arranged in the control circuit (131) is connected to the secondary output of 3), and the voltage across the dummy resistor (121) is used as a detection current signal. Use to control power converters connected in parallel. With such a configuration, the third current transformer (113) plays a role of electrical insulation so that the ground potential line of the control circuit (131) driven at a low voltage causes a large current to flow. Current transformer (111) and second current transformer (11)
It will not be wired up to 2). Furthermore, the third
The current transformer (113) is the same as the first current transformer (111)
Also, it becomes an adder of the secondary side output current of the second current transformer (112), and the adder circuit (141), which is conventionally indispensable and is constituted by an operational amplifier or the like, becomes unnecessary.

【0008】[0008]

【発明の効果】以上説明したように本発明によれば、低
電圧で駆動される制御回路のグランド電位の線が大電流
が流れる電力変換器の出力に設けた変流器まで配線され
るということがなくなるため、このグランド電位の線に
ノイズが乗り制御回路が誤動作するという問題がなくな
る。また、演算増幅器等で構成される加算回路(13
1)が不要となるため、応答性や回路の複雑化による信
頼性の低下という問題がなくなる。あるいは、高価で大
形の変流器(211)を入手する必要もなくなる。更
に、ノイズ誤動作の問題は定量的に現象をとらえること
が極めて困難であり、この問題を解決できる本発明の有
効性は極めて高い。
As described above, according to the present invention, the ground potential line of the control circuit driven at a low voltage is wired up to the current transformer provided at the output of the power converter through which a large current flows. This eliminates the problem that the control circuit malfunctions due to noise on the ground potential line. In addition, an adder circuit (13
Since 1) is unnecessary, there is no problem of deterioration of reliability due to responsiveness and circuit complexity. Alternatively, it is not necessary to obtain an expensive and large-sized current transformer (211). Furthermore, it is extremely difficult to quantitatively capture the phenomenon of noise malfunction, and the effectiveness of the present invention for solving this problem is extremely high.

【図面の簡単な説明】[Brief description of drawings]

【図1】図1は本発明の一般的な概念を説明する説明図
である。
FIG. 1 is an explanatory diagram illustrating a general concept of the present invention.

【図2】その一実施例を示す構成図である。FIG. 2 is a configuration diagram showing an embodiment thereof.

【図3】従来の1例を示す構成図である。FIG. 3 is a configuration diagram showing one example of the related art.

【図4】従来の2例を示す構成図である。FIG. 4 is a configuration diagram showing two conventional examples.

【符号の説明】[Explanation of symbols]

101 電力変換器 102 電力変換器 10n 電力変換器 111 変流器 112 変流器 11m 変流器 11n 変流器 121 抵抗 T1 入力端子 T2 出力端子 101 power converter 102 power converter 10n power converter 111 current transformer 112 current transformer 11m current transformer 11n current transformer 121 resistance T1 input terminal T2 output terminal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 第1の電力変換器(101)の出力線を
第1の変流器(111)の1次側に貫通させ、第1の電
力変換器(101)と並列に接続される第2〜nの電力
変換器(102〜10n)の出力線をそれぞれ第2〜m
の変流器(112〜11m)の1次側に貫通させ、更に
前記第1〜mの変流器(111〜11m)の2次側出力
線のすべてをそれぞれ同一方向で第nの変流器(11
n)の1次側に貫通させ、第nの変流器(11n)の2
次側出力を抵抗(121)の両端に接続し、前記電力変
換器が並列接続した時の合計電流を検出するようにした
ことを特徴とする電力変換器の並列接続方法。
1. The output line of the first power converter (101) penetrates the primary side of the first current transformer (111) and is connected in parallel with the first power converter (101). The output lines of the second to nth power converters (102 to 10n) are respectively connected to the second to mth lines.
Of the current transformers (112 to 11m), and all of the secondary side output lines of the current transformers (111 to 11m) of the first to mth current transformers are the nth current transformer in the same direction. Bowl (11
n) through the primary side of the n-th current transformer (11n)
A parallel connection method of power converters, wherein a secondary output is connected to both ends of a resistor (121), and a total current when the power converters are connected in parallel is detected.
JP23331595A 1995-08-18 1995-08-18 How to connect power converters in parallel Expired - Fee Related JP3421480B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23331595A JP3421480B2 (en) 1995-08-18 1995-08-18 How to connect power converters in parallel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23331595A JP3421480B2 (en) 1995-08-18 1995-08-18 How to connect power converters in parallel

Publications (2)

Publication Number Publication Date
JPH0956164A true JPH0956164A (en) 1997-02-25
JP3421480B2 JP3421480B2 (en) 2003-06-30

Family

ID=16953211

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23331595A Expired - Fee Related JP3421480B2 (en) 1995-08-18 1995-08-18 How to connect power converters in parallel

Country Status (1)

Country Link
JP (1) JP3421480B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011233322A (en) * 2010-04-27 2011-11-17 Toho Electronics Inc Temperature controller and method for controlling temperature of heater using the same
JP2015008610A (en) * 2013-06-26 2015-01-15 株式会社日立製作所 Voltage regulating device
JP2015052471A (en) * 2013-09-05 2015-03-19 ルネサスエレクトロニクス株式会社 Sensor device
CN110706903A (en) * 2019-10-16 2020-01-17 台达电子企业管理(上海)有限公司 Integrated Magnetics

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011233322A (en) * 2010-04-27 2011-11-17 Toho Electronics Inc Temperature controller and method for controlling temperature of heater using the same
JP2015008610A (en) * 2013-06-26 2015-01-15 株式会社日立製作所 Voltage regulating device
JP2015052471A (en) * 2013-09-05 2015-03-19 ルネサスエレクトロニクス株式会社 Sensor device
CN110706903A (en) * 2019-10-16 2020-01-17 台达电子企业管理(上海)有限公司 Integrated Magnetics
CN110706903B (en) * 2019-10-16 2022-04-05 台达电子企业管理(上海)有限公司 Integrated magnetic element
US11984255B2 (en) 2019-10-16 2024-05-14 Delta Electronics (Shanghai) Co., Ltd. Integrated magnetic element

Also Published As

Publication number Publication date
JP3421480B2 (en) 2003-06-30

Similar Documents

Publication Publication Date Title
US6788067B1 (en) Device for and method of detecting residual current with resistive shunts
DE10310503A1 (en) Current measurement arrangement has a test current source of known value that permits the calibration of a measurement resistance prior to, or during, current measurement processes
JP3505558B2 (en) Earth leakage breaker
JP3421480B2 (en) How to connect power converters in parallel
JP3013695B2 (en) Diagnostic device for semiconductor parallel switching circuit
JPS6125076A (en) Fault section locator
JPS6345568A (en) Abnormality detection system for electric power cable sheath
KR102933311B1 (en) Apparatus of reading-out sensing signal of resistive sensor
JPH0363711B2 (en)
JP3073536B2 (en) Neutron flux measurement device
JPS62874A (en) Detecting circuit for cable trouble
JP2616196B2 (en) Control device abnormality detection circuit
KR20090068239A (en) Analog input device
JPS58195318A (en) Voltage detector of series thyristor
JP3174139B2 (en) Plant electrical instrumentation
JPH02106120A (en) Overcurrent detector
JP2749661B2 (en) Partial discharge measurement method for live cable
JPS61211057A (en) Thermal head
JPH0358544A (en) Semiconductor module package
JPS58151864A (en) Thyristor converter
JPH03239109A (en) Corona-prevention multi-conductor transmission line
JPS5963920A (en) Ground-fault defect detector for dc transmitting neutral li-ne
JPH071443B2 (en) Process control equipment
JPH04367100A (en) Monitoring system
JPS60257763A (en) Voltage detector of thyristor converter

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090418

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090418

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100418

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100418

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140418

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees