JPH10154829A - Method of growing p-type nitride semiconductor and nitride semiconductor device - Google Patents

Method of growing p-type nitride semiconductor and nitride semiconductor device

Info

Publication number
JPH10154829A
JPH10154829A JP31344296A JP31344296A JPH10154829A JP H10154829 A JPH10154829 A JP H10154829A JP 31344296 A JP31344296 A JP 31344296A JP 31344296 A JP31344296 A JP 31344296A JP H10154829 A JPH10154829 A JP H10154829A
Authority
JP
Japan
Prior art keywords
nitride semiconductor
type
layer
doped
oxygen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP31344296A
Other languages
Japanese (ja)
Other versions
JP3658892B2 (en
Inventor
Kazuyuki Chiyouchiyou
一幸 蝶々
Takao Yamada
孝夫 山田
Shuji Nakamura
修二 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nichia Chemical Industries Ltd
Original Assignee
Nichia Chemical Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nichia Chemical Industries Ltd filed Critical Nichia Chemical Industries Ltd
Priority to JP31344296A priority Critical patent/JP3658892B2/en
Publication of JPH10154829A publication Critical patent/JPH10154829A/en
Application granted granted Critical
Publication of JP3658892B2 publication Critical patent/JP3658892B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Landscapes

  • Led Devices (AREA)
  • Photovoltaic Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To improve the light emitting effect and the light receiving efficiency of various kinds of devices using a P-type nitride semiconductor, by doping P-type impurities and oxygen simultaneously into the nitride semiconductor. SOLUTION: The conventional nitride semiconductor, on which P-type impurities only are doped, and the nitride semiconductor, on which P-type impurities and oxygen are simultaneously doped, are changed to low resistance P-type by annealing, and the comparison of this change is indicated in the diagram. A GaN buffer layer is grown on a sapphire substrate, and the recitatives of GaN (conventional) obtained by doping Mg thereon and the receptivity of GaN (this invention) obtained by doping Mg and O are plotted in the diagram as functions of the temperature. The resistivity of this invention is decreased by almost two orders of magnetic when compared with the conventional one. When the resistivity decreases by two orders of magnitude the contact resistance of the ohmic electrode formed don the P-type layer is also decreases, and the Vf of the nitride semiconductor element can be lowered sharply.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、LED、LD等の
発光デバイス、太陽電池、光センサー等の受光デバイス
に応用される窒化物半導体素子を構成するp型窒化物半
導体(InXAlYGa1-X-YN、0≦X、0≦Y、X+Y≦
1)の成長方法とその方法を用いた窒化物半導体素子に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a p-type nitride semiconductor (In x Al Y Ga) constituting a nitride semiconductor element applied to light emitting devices such as LEDs and LDs, light receiving devices such as solar cells and optical sensors. 1-XY N, 0 ≦ X, 0 ≦ Y, X + Y ≦
The present invention relates to the growth method 1) and a nitride semiconductor device using the growth method.

【0002】[0002]

【従来の技術】窒化物半導体は格子欠陥が非常に多い半
導体材料であり、さらに、ノンドープ(不純物をドープ
しない状態)で結晶内部にできた窒素空孔によりn型の
導電性を示すことが知られている。そのため、p型不純
物を窒化物半導体にドープしても高抵抗なi(insulate
r)型にしかならず、低抵抗なp型結晶を得るのが難し
い材料であった。
2. Description of the Related Art A nitride semiconductor is a semiconductor material having a large number of lattice defects, and furthermore, it is known that nitrogen vacancies formed in a crystal in a non-doped (non-doped) state show n-type conductivity. Have been. Therefore, even if a p-type impurity is doped into a nitride semiconductor, i (insulate) having a high resistance is obtained.
r) It was a material that was difficult to obtain a p-type crystal with low resistance only in the form.

【0003】しかし、1983年、Saparinらが、Zn
をドープしたi型GaN層に、試料温度300Kにおい
て、20keV、200A/cm2を越えない範囲で電子
線照射処理を行うことによって、ZnドープGaNのフ
ォトルミネセンス(PL)強度が向上することを見い出
した(Vestnik Moskovskogo Universiteta. Fizika,Vo
l.38, No.3, pp 56-59,1983)。また、特開昭63−23
9989号公報に、前記技術と類似した電子線照射処理
技術が示された。その後、特開平2−257679号公
報において、MgをドープしたGaNに電子線照射処理
を行い、PL強度が向上することが示された。PL強度
が向上するということは、即ち、電子線照射部分の抵抗
率が低下して、i型がp型に接近していることを示して
いる。これらの電子線照射の技術をMgドープGaNを
例にとって説明すると、成長直後のMgドープGaNで
は、MgがGaサイトに入っておらず、格子間位置のよ
うなところにいる。このためMgはアクセプターとして
働かずにMgドープGaNは高抵抗を示す。このi型G
aNに電子線照射することにより、電子線のエネルギー
でMgが移動してGaサイトに入り、Mgがアクセプタ
ーとして働くようになって低抵抗を示すようになるとい
う。
[0003] However, in 1983, Saparin et al.
By subjecting an i-type GaN layer doped with Zn to electron beam irradiation at a sample temperature of 300 K within a range not exceeding 20 keV and 200 A / cm 2 , the photoluminescence (PL) intensity of Zn-doped GaN is improved. (Vestnik Moskovskogo Universiteta. Fizika, Vo
l.38, No.3, pp 56-59,1983). Also, JP-A-63-23
No. 9989 discloses an electron beam irradiation processing technique similar to the above-mentioned technique. Thereafter, Japanese Patent Application Laid-Open No. 2-257679 discloses that the GaN doped with Mg is subjected to an electron beam irradiation treatment to improve the PL intensity. An increase in PL intensity indicates that the resistivity of the portion irradiated with the electron beam is reduced, and the i-type is closer to the p-type. If these electron beam irradiation techniques are explained using Mg-doped GaN as an example, Mg-doped GaN immediately after growth does not contain Mg at the Ga site and is located at an interstitial position. For this reason, Mg does not work as an acceptor, and Mg-doped GaN shows high resistance. This i-type G
By irradiating aN with an electron beam, Mg moves with the energy of the electron beam to enter the Ga site, and Mg acts as an acceptor to exhibit low resistance.

【0004】一方、電子線照射とは別に、本出願人は特
開平5−183189号公報において、p型不純物をド
ープした窒化物半導体をアニーリングすることによりp
型とする技術を示した。この技術は、水素が半導体中に
混入されてMgと結合して高抵抗となっているMgドー
プGaNから、アニーリングすることにより水素を除去
し、Mgを正常なアクセプターとして作用させて、低抵
抗なp型を得る技術である。この技術が発表されてから
様々な研究機関でp型窒化物半導体が研究されるように
なった。例えば特開平8−32113号には冷却速度を
遅くする技術、特開平8−51235号には電極アニー
ルとpアニールを同時に行う技術、特開平8−8460
にはp層の上にn層を載せた状態でアニールする技術等
が示されている。
On the other hand, apart from electron beam irradiation, the present applicant disclosed in Japanese Patent Application Laid-Open No. 5-183189 that annealing of a nitride semiconductor doped with a p-type impurity
The technique to make the mold is shown. This technology removes hydrogen by annealing from Mg-doped GaN, which is mixed with Mg and has a high resistance by being combined with Mg, and allows Mg to act as a normal acceptor, thereby achieving low-resistance. This is a technique to obtain p-type. Since this technology was announced, p-type nitride semiconductors have been studied by various research institutions. For example, JP-A-8-32113 discloses a technique for lowering the cooling rate, JP-A-8-51235 discloses a technique for simultaneously performing electrode annealing and p-annealing, and JP-A-8-8460.
Discloses an annealing technique in which an n-layer is placed on a p-layer.

【0005】さらに、MBE法においてGaAs基板の
上にBeと酸素とをドープしたGaNを成長させること
により高キャリア濃度のp型が得られることが示されて
いる(Appl.Phys.Lett.69(18),28 Oct 1996 pp2707-270
9)。
Further, it has been shown that a p-type with a high carrier concentration can be obtained by growing GaN doped with Be and oxygen on a GaAs substrate by MBE (Appl. Phys. Lett. 69 (Appl. 18), 28 Oct 1996 pp2707-270
9).

【0006】[0006]

【発明が解決しようとする課題】しかし、アニーリング
によりp型層が得られたといっても、そのキャリア濃度
は1×1018/cm3以下にしか過ぎず、さらにキャリア
濃度の高いp型層が求められている。キャリア濃度の高
いp型層が得られると、窒化物半導体を用いたLED、
LD等のVfが極端に低下し、LDに至っては発熱量が
少なくなるので連続発振が可能となる。従って、本発明
の目的とするところは、キャリア濃度の高いp型窒化物
半導体が得られる成長方法を提供することにより、その
p型窒化物半導体を用いた各種デバイスの発光効率、受
光効率を向上させることにある。
However, even if a p-type layer is obtained by annealing, the carrier concentration is only 1 × 10 18 / cm 3 or less, and a p-type layer having a higher carrier concentration is not used. It has been demanded. When a p-type layer having a high carrier concentration is obtained, an LED using a nitride semiconductor,
The Vf of the LD or the like is extremely reduced, and the LD generates less heat, so that continuous oscillation is possible. Accordingly, it is an object of the present invention to improve the light emitting efficiency and light receiving efficiency of various devices using the p-type nitride semiconductor by providing a growth method capable of obtaining a p-type nitride semiconductor having a high carrier concentration. To make it happen.

【0007】[0007]

【課題を解決するための手段】本発明のp型窒化物半導
体の成長方法は、有機金属気相成長法により窒化物半導
体を成長させる方法において、前記窒化物半導体成長中
にp型不純物と、酸素とを同時にドープすることを特徴
とする。本発明ではp型不純物とは、周期律表第2A
族、及び第2B族より選択される少なくとも1種の元素
を指す。本発明の方法では複数のp型不純物を同時にド
ープする技術も本発明の範囲に含まれる。p型不純物は
Mgであることが最も好ましい。
According to the present invention, there is provided a method for growing a p-type nitride semiconductor, comprising the steps of: growing a nitride semiconductor by metalorganic vapor phase epitaxy; It is characterized by being doped simultaneously with oxygen. In the present invention, the p-type impurity is defined as 2A of the periodic table.
And at least one element selected from Group 2B. In the method of the present invention, a technique of simultaneously doping a plurality of p-type impurities is also included in the scope of the present invention. Most preferably, the p-type impurity is Mg.

【0008】また本発明の成長方法は、p型不純物と酸
素とを含む窒化物半導体を成長させた後、その窒化物半
導体層中に含まれる水素を除くことを特徴とする。な
お、窒化物半導体層に含まれる水素を除くとは、水素を
全て除くのではく、微量除去することも本発明の範囲に
含まれる。
Further, the growth method of the present invention is characterized in that after growing a nitride semiconductor containing a p-type impurity and oxygen, hydrogen contained in the nitride semiconductor layer is removed. Note that removing hydrogen contained in the nitride semiconductor layer does not mean removing all hydrogen, but also includes removing a small amount of hydrogen within the scope of the present invention.

【0009】また、本発明の成長方法では水素を除く手
段がアニーリング(熱処理)であることを特徴とする。
アニーリングにはランプアニール、プラズマアニール、
反応容器内でのアニール、冷却速度を遅くしてアニール
する等の手段も含まれる。またアニーリングの他、電子
線照射技術もあるが、実用的、工業的にはアニーリング
が最も好ましい。アニーリングする場合、アニーリング
温度は300℃以上が最も好ましく、水素を含まない雰
囲気中で行う。水素を含む雰囲気中で行うとHが再吸蔵
されてしまうからである。
In the growth method of the present invention, the means for removing hydrogen is annealing (heat treatment).
Lamp annealing, plasma annealing,
Means such as annealing in a reaction vessel and annealing at a reduced cooling rate are also included. In addition to annealing, there is also an electron beam irradiation technique, but practically and industrially, annealing is most preferable. In the case of annealing, the annealing temperature is most preferably 300 ° C. or more, and the annealing is performed in an atmosphere containing no hydrogen. This is because if performed in an atmosphere containing hydrogen, H is reoccluded.

【0010】さらに、酸素のドープ量を調整することに
より、窒化物半導体の正孔キャリア濃度を調整すること
を特徴とする。正孔キャリア濃度を調整できるとp−、
p+等の窒化物半導体が容易にできる。
Further, the present invention is characterized in that the hole carrier concentration of the nitride semiconductor is adjusted by adjusting the doping amount of oxygen. When the hole carrier concentration can be adjusted, p-,
A nitride semiconductor such as p + can be easily formed.

【0011】本発明の窒化物半導体素子は、n型窒化物
半導体層と、インジウムを含む窒化物半導体よりなる活
性層と、p型窒化物半導体層と、p電極層とを順に有す
る窒化物半導体素子において、前記活性層と、前記p電
極層との間に、p型不純物と酸素とがドープされたp型
窒化物半導体層を少なくとも1層有することを特徴とす
る。
A nitride semiconductor device according to the present invention has a nitride semiconductor having an n-type nitride semiconductor layer, an active layer made of a nitride semiconductor containing indium, a p-type nitride semiconductor layer, and a p-electrode layer in this order. The device is characterized in that at least one p-type nitride semiconductor layer doped with p-type impurities and oxygen is provided between the active layer and the p-electrode layer.

【0012】さらに本発明の素子では、p型不純物と酸
素とがドープされたp型窒化物半導体層の酸素のドープ
量が、p型不純物のドープ量に対して、0.1%以上
で、p型不純物のドープ量を越えない範囲であることを
特徴とする。
Further, in the device of the present invention, the doping amount of oxygen in the p-type nitride semiconductor layer doped with p-type impurities and oxygen is 0.1% or more with respect to the doping amount of the p-type impurities. It is characterized by being within a range not exceeding the doping amount of the p-type impurity.

【0013】p型不純物は、前記のように周期律表第2
A族、及び第2B族より選択される少なくとも1種の元
素であるが、その中でも好ましくはMg、Ba、Ca、
Sr、Zn等の環境にほとんど無害で、取り扱いやすい
元素が好ましく、その中でも、特にMgが最も高キャリ
ア濃度のp型が得られる。
As described above, the p-type impurity is the second in the periodic table.
It is at least one element selected from the group A and the group 2B, and among them, Mg, Ba, Ca,
Elements that are almost harmless to the environment and are easy to handle, such as Sr and Zn, are preferable, and among them, Mg is particularly preferable because a p-type element having the highest carrier concentration can be obtained.

【0014】[0014]

【発明の実施の形態】図1は従来のp型不純物のみをド
ープした窒化物半導体と、本発明のp型不純物と、酸素
と同時にドープした窒化物半導体とが、アニーリングに
よって低抵抗なp型に変わることを比較して示す図であ
る。これはサファイア基板の上にGaNよりなるバッフ
ァ層を200オングストローム成長させ、その上に、M
gをドープしたGaN(従来)、MgとOとをドープし
たGaN(本発明)の抵抗率をそれぞれ温度の関数とし
てプロットして示す図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 shows a conventional p-type impurity-doped nitride semiconductor, a p-type impurity of the present invention, and a nitride semiconductor doped simultaneously with oxygen. It is a figure which shows that it changes to. This means that a GaN buffer layer is grown on a sapphire substrate by 200 angstroms, and M
FIG. 3 is a diagram showing the resistivity of GaN doped with g (conventional) and GaN doped with Mg and O (invention), respectively, as a function of temperature.

【0015】この図に示すように、本発明によると従来
と比べて抵抗率が2桁近く低下する。抵抗率が2桁も低
下すると、p型層に形成したオーミック電極の接触抵抗
がさらに低下するので、素子のVfを大幅に低下させる
ことができる。また、従来では400℃付近から抵抗率
が低下し始めていたのに対し、本発明では300℃付近
から抵抗率が低下し始める。アニーリング温度が低下す
るということは、従来に比較して短時間でp型化でき、
さらに、アニーリング装置の選択肢も広がり、熱処理で
きる装置であれば、ほとんどの手段が使用できるように
なるという効果がある。なお、図1はMgドープGaN
について示したものであるが、他の窒化物半導体、例え
ばAlGaNのようなAlを含む窒化物半導体について
も同様の傾向があることが確認された。さらに他のp型
不純物、例えばZn、Ba、Be等についても同様の傾
向があることが確認されたが、Mgが酸素との組み合わ
せにおいて最も顕著な効果があることが確認された。
As shown in this figure, according to the present invention, the resistivity is reduced by nearly two orders of magnitude as compared with the prior art. When the resistivity is reduced by two digits, the contact resistance of the ohmic electrode formed on the p-type layer is further reduced, so that the Vf of the device can be significantly reduced. Further, in the related art, the resistivity starts decreasing around 400 ° C., whereas in the present invention, the resistivity starts decreasing around 300 ° C. The fact that the annealing temperature is lowered means that the p-type can be obtained in a shorter time than before,
Further, there is an effect that the options of the annealing apparatus are widened and almost any means can be used as long as the apparatus can perform the heat treatment. FIG. 1 shows Mg-doped GaN.
However, other nitride semiconductors, for example, a nitride semiconductor containing Al such as AlGaN have the same tendency. Further, it was confirmed that the same tendency was observed for other p-type impurities, such as Zn, Ba, Be, etc., but it was confirmed that Mg had the most remarkable effect in combination with oxygen.

【0016】本発明のp型窒化物半導体(以下、本発明
の説明において、窒化物半導体をGaNということがあ
る。)は有機金属気相成長法で成長される。有機金属気
相成長法では原料ガスにN源として、アンモニア、ヒド
ラジン等のHを含む化合物が使用される。これらの水素
化合物がGaN成長時、若しくは成長後に、反応容器内
において分解して、どうしてもp型不純物と共にGaN
層中に取り込まれる。ドープされたp型不純物の多くは
GaN結晶内においてGaサイトに入っておらず、Ga
とNの中間のような位置にある。しかもp型不純物は結
晶中にドープされるHと結合しており不活性化してい
る。そこで、本発明では酸素をp型不純物と同時にドー
プすることにより、Gaサイトに入っていないp型不純
物が酸素で置き換わり、p型不純物がGaサイトに入り
やすくする。しかも酸素を後からイオンインプランテー
ション等で打ち込むのではなく、p型不純物と同時にド
ープするために、酸素がGaとNの中間位置、若しくは
N位置に入りやすくなって、よりp型不純物をGaサイ
トに入りやすくする。つまり、水素を除去する前に、G
aサイトに入るp型不純物の量を多くできるため、p型
不純物と結合した水素が除去されてから、アクセプター
として作用するp型不純物量が増えるのでキャリア濃度
が大幅に向上する。
The p-type nitride semiconductor of the present invention (hereinafter, the nitride semiconductor may be referred to as GaN in the description of the present invention) is grown by metal organic chemical vapor deposition. In the metal organic chemical vapor deposition method, a compound containing H such as ammonia or hydrazine is used as a source gas as an N source. These hydrogen compounds are decomposed in the reaction vessel during or after the growth of GaN, and GaN is inevitably mixed with p-type impurities.
Incorporated in the layer. Many of the doped p-type impurities do not enter Ga sites in the GaN crystal,
And N. Moreover, the p-type impurities are inactivated by bonding to H doped in the crystal. Therefore, in the present invention, by doping oxygen simultaneously with the p-type impurity, the p-type impurity which has not entered the Ga site is replaced by oxygen, and the p-type impurity easily enters the Ga site. Moreover, since oxygen is not implanted later by ion implantation or the like, but is doped simultaneously with the p-type impurity, oxygen easily enters the intermediate position between Ga and N or the N position, and the p-type impurity is more easily introduced into the Ga site. Easy to enter. That is, before removing hydrogen, G
Since the amount of the p-type impurity entering the a-site can be increased, the amount of the p-type impurity acting as an acceptor increases after hydrogen bonded to the p-type impurity is removed, so that the carrier concentration is significantly improved.

【0017】図2はOとMgをドープして、アニーリン
グにより低抵抗なp型としたp型窒化物半導体層のO濃
度と正孔キャリア濃度との関係を示す図である。これは
MOCVD法により、MgとOとをドープしたGaNを
成長させる際に、O源のガス流量を変えて、Mgを1×
1020/cm3ドープしたGaN層に、Oを数々の濃度で
ドープしたGaN層を作製し、そのGaN層のキャリア
濃度と、O濃度との関係を示している。
FIG. 2 is a diagram showing the relationship between the O concentration and the hole carrier concentration of a p-type nitride semiconductor layer which is doped with O and Mg and has a low resistance by annealing. This is because when growing GaN doped with Mg and O by MOCVD, the gas flow rate of the O source is changed and Mg is reduced to 1 ×.
A GaN layer doped with various concentrations of O is formed on a GaN layer doped with 10 20 / cm 3 , and the relationship between the carrier concentration of the GaN layer and the O concentration is shown.

【0018】図2に示すように、p型GaNは、Mgを
1×1020/cm3もドープしているにもかかわらず、キ
ャリア濃度は3×1017/cm3しか過ぎない。これは正
常なアクセプターとして作用しているp型不純物が如何
に少ないかを示している。しかしながら、Oを1×10
17/cm3付近(Mgに対して0.1%)以上ドープする
ことにより、キャリア濃度が2桁も上がり、5×1018
/cm3〜8×1019/cm3付近でほぼ一定となる。そし
て、ドープしたp型不純物の量と同じ程度になると、ド
ナーとアクセプターとが相殺するようになり、O濃度が
p型不純物を超えると、n型となるために、正孔キャリ
ア濃度は負の値となる。従って、p型不純物に対するO
の好ましいドープ量は、0.1%以上で、p不純物量を
超えない範囲が望ましく、さらに好ましくは0.5%以
上、最も好ましくは5%以上、80%以下である。この
ようにp型不純物とOとを同時にドープするとキャリア
濃度は2桁も向上するが、未だドープしたp型不純物の
量だけのキャリア濃度を得ることは難しい。これはGa
サイトに入っていないp型不純物がまだ数多く残ってい
ることと、格子欠陥が多く存在するためと推察される。
As shown in FIG. 2, p-type GaN is, Mg and 1 × 10 20 / cm 3 even despite the doping, carrier concentration no more than 3 × 10 17 / cm 3. This shows how few p-type impurities are acting as normal acceptors. However, O is 1 × 10
By doping in the vicinity of 17 / cm 3 (0.1% with respect to Mg), the carrier concentration is increased by two orders of magnitude and 5 × 10 18
/ Cm 3 to about 8 × 10 19 / cm 3 , which is almost constant. Then, when the amount becomes equal to the amount of the doped p-type impurity, the donor and the acceptor cancel each other. When the O concentration exceeds the p-type impurity, the donor and the acceptor become n-type. Value. Therefore, O for p-type impurities
Is preferably 0.1% or more and does not exceed the p impurity amount, more preferably 0.5% or more, most preferably 5% or more and 80% or less. When the p-type impurity and O are simultaneously doped as described above, the carrier concentration is improved by two orders of magnitude, but it is still difficult to obtain a carrier concentration equal to the amount of the doped p-type impurity. This is Ga
It is inferred that many p-type impurities which have not entered the site still remain and that many lattice defects exist.

【0019】また本発明では、p型不純物とOとを同時
にドープすることにより、p型層のキャリア濃度をOで
調整できる。つまり従来であれば、p型不純物濃度と、
アニーリングのみでキャリア濃度を調整していたが、新
たにOをドープして、ドープ量を変化させることによ
り、容易にキャリア濃度が調整できる。このため、活性
層から上のp型層を、例えばキャリア濃度の小さいp−
層、キャリア濃度の大きいp+層と順に積層して、キャ
リア濃度の大きいp+層にp電極を形成すると、キャリ
アの注入効率が向上して出力が向上する。
In the present invention, the carrier concentration of the p-type layer can be adjusted by O by simultaneously doping the p-type impurity and O. That is, in the conventional case, the p-type impurity concentration and
Although the carrier concentration is adjusted only by annealing, the carrier concentration can be easily adjusted by newly doping O and changing the doping amount. For this reason, the p-type layer above the active layer is formed, for example, by p-type with a low carrier concentration.
When a layer and a p + layer having a higher carrier concentration are stacked in this order, and a p-electrode is formed on the p + layer having a higher carrier concentration, the carrier injection efficiency is improved and the output is improved.

【0020】p型不純物と、Oとを同時にドープする窒
化物半導体は、インジウムを含む窒化物半導体よりなる
活性層を成長させた後に、成長させることが望ましい。
Inを含む活性層、特にInGaNは、その結晶の性質
が、他のAlを含む窒化物半導体に比べて柔らかいか、
若しくは弾性がある。そのためInGaNがバッファ層
のような役割をする。従ってInGaNの上に成長され
る窒化物半導体は結晶の性質が良くなり、p型ドーパン
トとOとをドープして、高キャリア濃度のp型になりや
すい。
The nitride semiconductor doped with p-type impurities and O at the same time is preferably grown after growing an active layer made of a nitride semiconductor containing indium.
The active layer containing In, particularly InGaN, has a crystalline property that is softer than other Al-containing nitride semiconductors,
Or it is elastic. Therefore, InGaN functions as a buffer layer. Therefore, the nitride semiconductor grown on InGaN has good crystal properties, and is likely to be p-type with a high carrier concentration by doping with a p-type dopant and O.

【0021】[0021]

【実施例】以下、図面を元に本発明の方法を用いた窒化
物半導体素子を作製する方法について説明する。図1は
本発明の一実施例に係る窒化物半導体発光素子の構造を
示す模式的な断面図であり、具体的にはLEDの構造を
示している。
DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for manufacturing a nitride semiconductor device using the method of the present invention will be described below with reference to the drawings. FIG. 1 is a schematic sectional view showing the structure of a nitride semiconductor light emitting device according to one embodiment of the present invention, and specifically shows the structure of an LED.

【0022】サファイア(C面)よりなる基板1を反応
容器内にセットし、容器内を水素で十分置換した後、水
素を流しながら、基板の温度を1050℃まで上昇さ
せ、基板のクリーニングを行う。基板1にはサファイア
C面の他、R面、A面を主面とするサファイア、その
他、スピネル(MgA124)のような絶縁性の基板の
他、SiC(6H、4H、3Cを含む)、ZnS、Zn
O、GaAs、GaN等の半導体基板を用いることもで
きる。
The substrate 1 made of sapphire (C-plane) is set in a reaction vessel, and after sufficiently replacing the inside of the vessel with hydrogen, the temperature of the substrate is increased to 1050 ° C. while flowing hydrogen to clean the substrate. . Another sapphire C face substrate 1, a sapphire having the principal R-plane, A plane, other, including other insulating substrate such as spinel (MgA1 2 O 4), SiC (6H, 4H, and 3C ), ZnS, Zn
A semiconductor substrate of O, GaAs, GaN, or the like can also be used.

【0023】続いて、温度を510℃まで下げ、キャリ
アガスに水素、原料ガスにアンモニアとTMG(トリメ
チルガリウム)とを用い、基板1上にGaNよりなるバ
ッファ層2を約200オングストロームの膜厚で成長さ
せる。バッファ層はAlN、GaN、AlGaN等が、
900℃以下の温度で、膜厚数十オングストローム〜数
百オングストロームで形成できる。このバッファ層は基
板と窒化物半導体との格子定数不正を緩和するために形
成されるが、窒化物半導体の成長方法、基板の種類等に
よっては省略することも可能である。
Subsequently, the temperature is lowered to 510 ° C., and a buffer layer 2 made of GaN is formed on the substrate 1 to a thickness of about 200 Å using hydrogen as a carrier gas, ammonia and TMG (trimethylgallium) as source gases. Let it grow. The buffer layer is made of AlN, GaN, AlGaN, etc.
At a temperature of 900 ° C. or less, the film can be formed with a film thickness of several tens to several hundreds of angstroms. This buffer layer is formed in order to alleviate the lattice constant mismatch between the substrate and the nitride semiconductor, but may be omitted depending on the growth method of the nitride semiconductor, the type of the substrate, and the like.

【0024】バッファ層2成長後、TMGのみ止めて、
温度を1030℃まで上昇させる。1030℃になった
ら、同じく原料ガスにTMG、アンモニアガス、ドーパ
ントガスにシランガスを用い、n型コンタクト層3とし
て、Siを8×1018/cm3ドープしたSiドープn型
GaN層を5μmの膜厚で成長させる。またこの層は、
電極を形成するべきコンタクト層としてだけではなく、
キャリアを閉じこめるn型のクラッド層としても作用す
る。n型コンタクト層3はInXAlYGa1-X- YN(0
≦X、0≦Y、X+Y≦1)で構成することができ、特にG
aN、InGaN、その中でもn型不純物、特にSi若
しくはGeをドープしたGaNで構成することにより、
キャリア濃度の高いn型層が得られ、またn電極と好ま
しいオーミック接触が得られる。n電極の材料としては
Al、Ti、W、Cu、Zn、Sn、In等の金属若し
くは合金が好ましいオーミックが得られる。
After the growth of the buffer layer 2, only TMG is stopped.
Raise the temperature to 1030 ° C. When the temperature reaches 1030 ° C., a 5 μm-thick Si-doped n-type GaN layer doped with 8 × 10 18 / cm 3 of Si is used as the n-type contact layer 3 using TMG, ammonia gas, and silane gas as the source gas. Grow in thickness. This layer also
Not only as a contact layer to form an electrode,
It also acts as an n-type clad layer that confines carriers. n-type contact layer 3 is In X Al Y Ga 1-X- Y N (0
≦ X, 0 ≦ Y, X + Y ≦ 1), and especially G
By being composed of aN, InGaN, and among them, n-type impurities, particularly GaN doped with Si or Ge,
An n-type layer having a high carrier concentration is obtained, and a favorable ohmic contact with the n-electrode is obtained. As the material for the n-electrode, a metal or alloy such as Al, Ti, W, Cu, Zn, Sn, and In can be used to obtain an ohmic.

【0025】次に、温度を800℃にして、キャリアガ
スを窒素に切り替え、原料ガスにTMG、TMI(トリ
メチルインジウム)、アンモニアを用いて、膜厚30オ
ングストロームの単一量子井戸構造(SQW:Single Q
uantum Well)のIn0.2Ga0.8Nよりなる活性層4を
成長させる。Inを含む窒化物半導体よりなる活性層4
は単一量子井戸構造、若しくは多重量子井戸構造(MQ
W:Multi Quantum Well)とすることが望ましい。活性
層をSQW、MQWのような量子井戸構造で構成する場
合、少なくともIn含む窒化物半導体よりなる井戸層を
有することが望ましく、単一井戸層の好ましい膜厚は7
0オングストローム以下、さらに好ましくは50オング
ストローム以下の膜厚に調整する。MQWの場合、障壁
層は井戸層よりもバンドギャップエネルギーが大きい窒
化物半導体層で構成し、膜厚は150オングストローム
以下、さらに好ましくは100オングストローム以下に
調整する。MQWの場合、障壁層も特にInを含む窒化
物半導体とする必要はないが、好ましくはInを含む井
戸層よりもバンドギャップの大きい窒化物半導体とす
る。なぜなら、Inを含む窒化物半導体は、AlGa
N、GaNよりも成長温度が低い。つまり分解温度がA
lGaNよりも低い。低温で成長させるInGaNより
なる井戸層の上に、高温で成長させるAlGaNよりな
る障壁層を積層しようとすると、少なからずInGaN
が分解する。そのためInGaNよりなる井戸層とIn
GaNよりなる障壁層とを積層するのであれば、同一温
度で成長できるため、先に成長させたInGaN層が分
解することがないので、高出力な発光素子を実現するこ
とができる。
Next, the temperature was set to 800 ° C., the carrier gas was switched to nitrogen, and TMG, TMI (trimethylindium), and ammonia were used as source gases, and a single quantum well structure (SQW: Single Angstrom) having a thickness of 30 Å was used. Q
An active layer 4 of In0.2Ga0.8N (uantum Well) is grown. Active layer 4 made of nitride semiconductor containing In
Represents a single quantum well structure or a multiple quantum well structure (MQ
W: Multi Quantum Well). When the active layer has a quantum well structure such as SQW or MQW, it is desirable to have a well layer made of a nitride semiconductor containing at least In.
The film thickness is adjusted to 0 angstrom or less, more preferably 50 angstrom or less. In the case of MQW, the barrier layer is composed of a nitride semiconductor layer having a larger band gap energy than the well layer, and the thickness is adjusted to 150 Å or less, more preferably 100 Å or less. In the case of MQW, the barrier layer does not need to be particularly a nitride semiconductor containing In, but is preferably a nitride semiconductor having a larger band gap than the well layer containing In. Because, the nitride semiconductor containing In is AlGa
The growth temperature is lower than that of N or GaN. That is, the decomposition temperature is A
lower than lGaN. When trying to stack a barrier layer made of AlGaN grown at a high temperature on a well layer made of InGaN grown at a low temperature, not a little
Decomposes. Therefore, a well layer made of InGaN and In
If a barrier layer made of GaN is stacked, the growth can be performed at the same temperature, and the InGaN layer grown earlier does not decompose, so that a high-output light-emitting element can be realized.

【0026】活性層4成長後、温度を1050℃にし
て、原料ガスにTMG、TMA(トリメチルアルミニウ
ム)、アンモニア、不純物ガスに酸素ガス、p型不純物
ガスにCp2Mg(シクロペンタジエニルマグネシウ
ム)ガスを同時に用いて、窒素キャリア中、Oを5×1
17/cm3と、Mgを1×1020/cm3ドープした低キャ
リア濃度のp−型Al0.2Ga0.8Nよりなるp型クラッ
ド層5を0.5μmの膜厚で成長させる。活性層に接す
るp型層を、Alを含む窒化物半導体層、好ましくはA
XGa1-XN(0<X≦1)とすると発光出力が向上す
る。このp型クラッド層5は100オングストローム以
上、2μm以下、さらに好ましくは500オングストロ
ーム以上、1μm以下で成長させることが望ましい。1
00オングストロームよりも薄いとクラッド層として作
用しにくく、2μmよりも厚いと結晶中にクラックが入
りやすくなるからである。このようにp型不純物と酸素
をドープした窒化物半導体成長時は、キャリアガスは窒
素、アルゴンのような不活性ガスを用いることは言うま
でもない。また酸素をドープするには、原料ガスに意図
的に酸素を混入させても良いが、定量的にドープするに
は原料ガスとは別に不純物ガスとしてMFC(マスフロ
ーコントローラー)で流量を制御しながらドープするこ
とが望ましい。
After the growth of the active layer 4, the temperature is raised to 1050 ° C., and TMG, TMA (trimethylaluminum), ammonia as the source gas, oxygen gas as the impurity gas, and Cp2Mg (cyclopentadienyl magnesium) gas as the p-type impurity gas. At the same time, 5 × 1 O was used in a nitrogen carrier.
A p-type cladding layer 5 made of p-type Al0.2Ga0.8N having a low carrier concentration doped with 0 17 / cm 3 and Mg at 1 × 10 20 / cm 3 is grown to a thickness of 0.5 μm. The p-type layer in contact with the active layer is formed of a nitride semiconductor layer containing Al, preferably A
When l X Ga 1 -X N (0 <X ≦ 1), the light emission output is improved. The p-type cladding layer 5 is preferably grown to a thickness of 100 Å or more and 2 μm or less, more preferably 500 Å or more and 1 μm or less. 1
If the thickness is smaller than 00 Å, it does not easily act as a cladding layer, and if the thickness is larger than 2 μm, cracks tend to be formed in the crystal. When growing a nitride semiconductor doped with a p-type impurity and oxygen as described above, it goes without saying that an inert gas such as nitrogen or argon is used as a carrier gas. For doping oxygen, oxygen may be intentionally mixed into the raw material gas. However, for doping quantitatively, the doping is performed while controlling the flow rate by an MFC (mass flow controller) as an impurity gas separately from the raw material gas. It is desirable to do.

【0027】続いて、温度を1030℃に保ち、TMA
ガスを止め、シランガスの流量を多くし、Mgを1×1
20/cm3、Oを1×1019/cm3ドープした高キャリア
濃度のp+型GaNよりなるp型コンタクト層5を0.
5μmの膜厚で成長させる。p型コンタクト層5はp型
のInXAlYGa1-X-YN(0≦X、0≦Y、X+Y≦1)
で構成することができるが、特に好ましくはInXGa
1-XN(0≦X≦1)とする。本発明のように1×1019
/cm3以上のキャリア濃度が得られるp型層をコンタク
ト層とすると、オーミック電極材料との接触抵抗が下が
る。p型層と好ましいオーミックが得られる電極材料に
は、例えばCr、Ni、Au、Pd、Ti等がある。
Subsequently, the temperature was maintained at 1030 ° C.
Stop the gas, increase the flow rate of silane gas,
The p-type contact layer 5 made of p + -type GaN having a high carrier concentration doped with 0 20 / cm 3 and O at 1 × 10 19 / cm 3 has a thickness of 0.
It is grown to a thickness of 5 μm. The p-type contact layer 5 is a p-type In X Al Y Ga 1 -XYN (0 ≦ X, 0 ≦ Y, X + Y ≦ 1)
, But particularly preferably In x Ga
1-X N (0 ≦ X ≦ 1). 1 × 10 19 as in the present invention
If the p-type layer having a carrier concentration of / cm 3 or more is used as the contact layer, the contact resistance with the ohmic electrode material decreases. Examples of the electrode material that can obtain a preferable ohmic with the p-type layer include Cr, Ni, Au, Pd, and Ti.

【0028】反応終了後、温度を600℃まで下げ、窒
素雰囲気中、ウェーハを反応容器内において、アニーリ
ングを行い、p型クラッド層、p型コンタクト層中に含
まれる水素の一部を除去し、p型層をさらに低抵抗化す
る。
After the reaction is completed, the temperature is lowered to 600 ° C., the wafer is annealed in a reaction vessel in a nitrogen atmosphere, and a part of hydrogen contained in the p-type cladding layer and the p-type contact layer is removed. The resistance of the p-type layer is further reduced.

【0029】アニーリング後、ウェーハを反応容器から
取り出し、図3に示すように、RIE装置でにより最上
層のp型コンタクト層6側からエッチングを行い、n電
極8を形成すべきn型コンタクト層3の表面を露出させ
る。
After annealing, the wafer is taken out of the reaction vessel and, as shown in FIG. 3, is etched from the uppermost p-type contact layer 6 side by an RIE apparatus to form an n-type contact layer 3 on which an n-electrode 8 is to be formed. Expose the surface.

【0030】次に、p型コンタクト層12にNiとAu
よりなるp電極7を形成し、一方、露出したn型コンタ
クト3にはTiとAlよりなるn電極8を形成する。
Next, Ni and Au are formed on the p-type contact layer 12.
On the other hand, an n-electrode 8 made of Ti and Al is formed on the exposed n-type contact 3.

【0031】以上のようにして、p電極7、n電極8を
形成したウェーハを研磨装置に移送し、ダイヤモンド研
磨剤を用いて、窒化物半導体を形成していない側のサフ
ァイア基板1をラッピングし、基板の厚さを90μmと
して、サファイア基板側をスクライブして350μm角
のLEDチップとする。このLEDチップを順方向電流
(If)20mAで発光させたところ、p層にSiをド
ープしない従来のLEDは(順方向電圧)Vfが3.5
Vであったのに対し、本発明のLEDは2.8Vと0.
7Vも低下した。また発光波長450nmにおいて、出
力は従来のLEDに比較して1.5倍に向上した。
As described above, the wafer on which the p-electrode 7 and the n-electrode 8 are formed is transferred to a polishing apparatus, and the sapphire substrate 1 on which the nitride semiconductor is not formed is wrapped using a diamond abrasive. The thickness of the substrate is set to 90 μm, and the sapphire substrate side is scribed to form LED chips of 350 μm square. When this LED chip was caused to emit light with a forward current (If) of 20 mA, the conventional LED in which the p-layer was not doped with Si had a (forward voltage) Vf of 3.5.
V, whereas the LED of the present invention was 2.8 V and 0.8 V.
7V also dropped. Further, at an emission wavelength of 450 nm, the output was improved 1.5 times as compared with the conventional LED.

【0032】[実施例2]実施例1において、p型クラ
ッド層5を成長させる際にOを1×1019/cm3ドープ
する他は同様にして、LED素子を作製したところ、V
fは実施例1のものとほぼ同等であり、出力は従来のL
EDと比較して1.3倍であった。
Example 2 An LED element was fabricated in the same manner as in Example 1 except that O was doped at 1 × 10 19 / cm 3 when growing the p-type cladding layer 5.
f is almost the same as that of the first embodiment, and the output is
It was 1.3 times that of ED.

【0033】[0033]

【発明の効果】本発明ではp型不純物に加えて、酸素を
ドープしていることにより、本質的に活性層に注入され
る正孔の数が増え、発光効率が向上することはもちろん
のこと、p層のキャリア濃度が増加するので、p層と好
ましいオーミックが得られる。このようなp層の上にp
電極を形成すると、さらに接触抵抗を下げることができ
てVfを大幅に低下させることができる。このような本
発明の技術は、LED、LDのような発光デバイスだけ
ではなく、トランジスタ、FET、MOS等の窒化物半
導体を用いた全ての電子デバイスに適用できることはい
うまでもない。
According to the present invention, by doping oxygen in addition to the p-type impurity, the number of holes injected into the active layer is essentially increased, and the luminous efficiency is improved. Since the carrier concentration of the p layer increases, a favorable ohmic with the p layer can be obtained. On such a p layer, p
When the electrodes are formed, the contact resistance can be further reduced, and Vf can be greatly reduced. Needless to say, the technology of the present invention can be applied to not only light-emitting devices such as LEDs and LDs but also all electronic devices using nitride semiconductors such as transistors, FETs and MOSs.

【0034】窒化物半導体素子のVfが低下すると、窒
化物半導体を利用したフルカラーディスプレイに非常に
好都合である。即ち、現在のフルカラーディスプレイ
は、赤色LEDがGaAs系またはAlInGaP系の
半導体材料よりなり、緑色LEDと、青色LEDが窒化
物半導体よりなる。GaAs系、AlInGaP系の赤
色LEDはVfが1V台であるのに対して、窒化物半導
体のLEDは従来では3.5Vもあった。そのため青
色、緑色LEDの電流を下げて使用して、LEDに多大
な発熱を与えないようにして使用されていた。一方、赤
色LEDは緑色、青色LEDと輝度バランスをとるため
に、個数を増やしたり、規格値いっぱいで使用されるよ
うな過酷な条件で使用されていた。そのため、赤色LE
Dは、青色LED、緑色LEDに比べて、発熱による信
頼性が低いという欠点があった。しかしながら、本発明
によると緑色、青色LEDのVfが低下したので、全体
の発熱量が低下させることができる。そのため、本発明
のフルカラーディスプレイを実現すると、全体の信頼性
が向上する。さらに、信号灯のような過酷な条件で使用
される場合においても、Vfが低下すると発熱量も少な
くなり、信頼性が大幅に向上する。
When the Vf of the nitride semiconductor device decreases, it is very convenient for a full-color display using a nitride semiconductor. That is, in the current full-color display, the red LED is made of a GaAs-based or AlInGaP-based semiconductor material, and the green LED and the blue LED are made of a nitride semiconductor. GaAs-based and AlInGaP-based red LEDs have a Vf of the order of 1 V, whereas nitride semiconductor LEDs conventionally have a Vf of 3.5 V. Therefore, blue and green LEDs have been used with a reduced current so as not to generate much heat to the LEDs. On the other hand, red LEDs have been used under severe conditions such as increasing the number of LEDs or using them at full specification values in order to balance luminance with green and blue LEDs. Therefore, red LE
D has a drawback that its reliability due to heat generation is lower than that of the blue LED and the green LED. However, according to the present invention, since the Vf of the green and blue LEDs is reduced, the overall heat generation can be reduced. Therefore, realizing the full-color display of the present invention improves the overall reliability. Furthermore, even when used under severe conditions such as a signal lamp, when Vf decreases, the amount of heat generation also decreases, and reliability is greatly improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 Oとp型不純物とをドープした本発明のp型
窒化物半導体と、従来のp型窒化物半導体において、ア
ニール温度と抵抗率の関係を比較して示す図。
FIG. 1 is a diagram showing a comparison between the annealing temperature and the resistivity of a p-type nitride semiconductor of the present invention doped with O and a p-type impurity and a conventional p-type nitride semiconductor.

【図2】 本発明の方法における窒化物半導体層のSi
濃度と、正孔キャリア濃度との関係を示す図。
FIG. 2 shows a nitride semiconductor layer in the method of the present invention.
FIG. 5 is a graph showing a relationship between a concentration and a hole carrier concentration.

【図3】 本発明の一実施例によるLED素子の構造を
示す模式断面図。
FIG. 3 is a schematic sectional view showing the structure of an LED element according to one embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1・・・基板 2・・・バッファ層 3・・・n型コンタクト層 4・・・活性層 5・・・p型クラッド層 6・・・p型コンタクト層 7・・・p電極 8・・・n電極 DESCRIPTION OF SYMBOLS 1 ... Substrate 2 ... Buffer layer 3 ... n-type contact layer 4 ... Active layer 5 ... p-type cladding layer 6 ... p-type contact layer 7 ... p-electrode 8 ...・ N electrode

Claims (7)

【特許請求の範囲】[Claims] 【請求項1】 有機金属気相成長法により窒化物半導体
を成長させる方法において、前記窒化物半導体成長中に
p型不純物と、酸素とを同時にドープすることを特徴と
するp型窒化物半導体の成長方法。
1. A method for growing a nitride semiconductor by metalorganic vapor phase epitaxy, wherein a p-type impurity and oxygen are simultaneously doped during the growth of the nitride semiconductor. Growth method.
【請求項2】 前記窒化物半導体を成長させた後、その
窒化物半導体層中に含まれる水素を除くことを特徴とす
る請求項1に記載のp型窒化物半導体の成長方法。
2. The method for growing a p-type nitride semiconductor according to claim 1, wherein after growing the nitride semiconductor, hydrogen contained in the nitride semiconductor layer is removed.
【請求項3】 前記水素を除く手段がアニーリングであ
ることを特徴とする請求項1に記載のp型窒化物半導体
の成長方法。
3. The method for growing a p-type nitride semiconductor according to claim 1, wherein said means for removing hydrogen is annealing.
【請求項4】 前記アニーリング温度が300℃以上で
あることを特徴とする請求項2に記載のp型窒化物半導
体の成長方法。
4. The method of growing a p-type nitride semiconductor according to claim 2, wherein said annealing temperature is 300 ° C. or higher.
【請求項5】 前記酸素のドープ量を調整することによ
り、窒化物半導体の正孔キャリア濃度を調整することを
特徴とする請求項1乃至4の内のいずれか1項に記載の
p型窒化物半導体の成長方法。
5. The p-type nitride according to claim 1, wherein the hole carrier concentration of the nitride semiconductor is adjusted by adjusting the doping amount of the oxygen. Method of growing semiconductors.
【請求項6】 n型窒化物半導体層と、インジウムを含
む窒化物半導体よりなる活性層と、p型窒化物半導体層
と、p電極層とを順に有する窒化物半導体素子におい
て、前記活性層と、前記p電極層との間に、p型不純物
と酸素とがドープされたp型窒化物半導体層を少なくと
も1層有することを特徴とする窒化物半導体素子。
6. A nitride semiconductor device having an n-type nitride semiconductor layer, an active layer made of a nitride semiconductor containing indium, a p-type nitride semiconductor layer, and a p-electrode layer in this order. And at least one p-type nitride semiconductor layer doped with a p-type impurity and oxygen between the p-type electrode layer and the p-type electrode layer.
【請求項7】 前記p型不純物と酸素とがドープされた
p型窒化物半導体層の酸素のドープ量が、p型不純物の
ドープ量に対して、0.1%以上で、p型不純物のドー
プ量を越えない範囲であることを特徴とする請求項6に
記載の窒化物半導体素子。
7. The p-type nitride semiconductor layer doped with p-type impurities and oxygen has an oxygen doping amount of 0.1% or more with respect to the p-type impurity doping amount, and 7. The nitride semiconductor device according to claim 6, wherein the amount does not exceed the doping amount.
JP31344296A 1996-11-25 1996-11-25 Method for growing p-type nitride semiconductor and nitride semiconductor device Expired - Fee Related JP3658892B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP31344296A JP3658892B2 (en) 1996-11-25 1996-11-25 Method for growing p-type nitride semiconductor and nitride semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31344296A JP3658892B2 (en) 1996-11-25 1996-11-25 Method for growing p-type nitride semiconductor and nitride semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2003393145A Division JP2004096129A (en) 2003-11-21 2003-11-21 Nitride semiconductor device

Publications (2)

Publication Number Publication Date
JPH10154829A true JPH10154829A (en) 1998-06-09
JP3658892B2 JP3658892B2 (en) 2005-06-08

Family

ID=18041355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31344296A Expired - Fee Related JP3658892B2 (en) 1996-11-25 1996-11-25 Method for growing p-type nitride semiconductor and nitride semiconductor device

Country Status (1)

Country Link
JP (1) JP3658892B2 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001298214A (en) * 2000-02-10 2001-10-26 Sharp Corp Semiconductor light emitting device and method of manufacturing the same
JP2002057161A (en) * 2000-08-10 2002-02-22 Sony Corp Heat treatment method for nitride compound semiconductor layer and method for manufacturing semiconductor element
JP2002314204A (en) * 2001-04-16 2002-10-25 Ricoh Co Ltd P-type superlattice structure and manufacturing method thereof, group III nitride semiconductor device and group III nitride semiconductor light emitting device
KR100484482B1 (en) * 2001-04-12 2005-04-20 스미토모덴키고교가부시키가이샤 METHOD FOR DOPING OXYGEN TO GaN CRYSTAL AND OXYGEN-DOPED GaN SINGLE CRYSTAL SUBSTRATE
JP2006052123A (en) * 2004-07-12 2006-02-23 Sumitomo Electric Ind Ltd N-type AlN crystal, n-type AlGaN solid solution, and production method thereof
EP1221723A3 (en) * 2001-01-05 2006-04-19 LumiLeds Lighting U.S., LLC Formation of ohmic contats in III-Nitride light emitting devices
JP2007305630A (en) * 2006-05-08 2007-11-22 Furukawa Electric Co Ltd:The Field effect transistor and manufacturing method thereof
WO2012137462A1 (en) * 2011-04-08 2012-10-11 パナソニック株式会社 Nitride semiconductor element and method for producing same
WO2016006298A1 (en) * 2014-07-07 2016-01-14 ソニー株式会社 Semiconductor optical device
JP2017222549A (en) * 2016-06-17 2017-12-21 国立研究開発法人物質・材料研究機構 N-type semiconductor material, p-type semiconductor material, and semiconductor element
JP2019087710A (en) * 2017-11-10 2019-06-06 学校法人 名城大学 Manufacturing method of nitride semiconductor light-emitting element, and nitride semiconductor light-emitting element
CN111584620A (en) * 2020-05-28 2020-08-25 西安电子科技大学芜湖研究院 A preparation method for reducing contact resistance of source-drain electrodes of P-type MOSFET
CN113421917A (en) * 2021-03-09 2021-09-21 广西飓芯科技有限责任公司 Method for reducing specific contact resistivity of p-type III-V group semiconductor material and contact electrode
CN114551661A (en) * 2022-02-22 2022-05-27 江西兆驰半导体有限公司 LED epitaxial wafer, epitaxial growth method and LED chip

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05183189A (en) * 1991-11-08 1993-07-23 Nichia Chem Ind Ltd Manufacture of p-type gallium nitride based compound semiconductor
JPH10101496A (en) * 1996-09-30 1998-04-21 Kagaku Gijutsu Shinko Jigyodan Method for producing low-resistance p-type GaN crystal

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05183189A (en) * 1991-11-08 1993-07-23 Nichia Chem Ind Ltd Manufacture of p-type gallium nitride based compound semiconductor
JPH10101496A (en) * 1996-09-30 1998-04-21 Kagaku Gijutsu Shinko Jigyodan Method for producing low-resistance p-type GaN crystal

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001298214A (en) * 2000-02-10 2001-10-26 Sharp Corp Semiconductor light emitting device and method of manufacturing the same
US7182811B2 (en) 2000-02-10 2007-02-27 Sharp Kabushiki Kaisha Semiconductor light emitting device and method for producing the same
JP2002057161A (en) * 2000-08-10 2002-02-22 Sony Corp Heat treatment method for nitride compound semiconductor layer and method for manufacturing semiconductor element
EP1221723A3 (en) * 2001-01-05 2006-04-19 LumiLeds Lighting U.S., LLC Formation of ohmic contats in III-Nitride light emitting devices
KR100912092B1 (en) * 2001-01-05 2009-08-13 필립스 루미리즈 라이팅 캄파니 엘엘씨 Formation of ohmic contacts in ?-nitride light emitting devices
KR100484482B1 (en) * 2001-04-12 2005-04-20 스미토모덴키고교가부시키가이샤 METHOD FOR DOPING OXYGEN TO GaN CRYSTAL AND OXYGEN-DOPED GaN SINGLE CRYSTAL SUBSTRATE
JP2002314204A (en) * 2001-04-16 2002-10-25 Ricoh Co Ltd P-type superlattice structure and manufacturing method thereof, group III nitride semiconductor device and group III nitride semiconductor light emitting device
JP2006052123A (en) * 2004-07-12 2006-02-23 Sumitomo Electric Ind Ltd N-type AlN crystal, n-type AlGaN solid solution, and production method thereof
JP2007305630A (en) * 2006-05-08 2007-11-22 Furukawa Electric Co Ltd:The Field effect transistor and manufacturing method thereof
JP5232338B2 (en) * 2011-04-08 2013-07-10 パナソニック株式会社 Nitride-based semiconductor device and manufacturing method thereof
WO2012137462A1 (en) * 2011-04-08 2012-10-11 パナソニック株式会社 Nitride semiconductor element and method for producing same
US8890175B2 (en) 2011-04-08 2014-11-18 Panasonic Corporation Nitride-based semiconductor element and method for fabricating the same
WO2016006298A1 (en) * 2014-07-07 2016-01-14 ソニー株式会社 Semiconductor optical device
JPWO2016006298A1 (en) * 2014-07-07 2017-04-27 ソニー株式会社 Semiconductor optical device
US9917228B2 (en) 2014-07-07 2018-03-13 Sony Corporation Semiconductor optical device
US10170667B2 (en) 2014-07-07 2019-01-01 Sony Corporation Semiconductor optical device
US10546975B2 (en) 2014-07-07 2020-01-28 Sony Corporation Semiconductor optical device
JP2017222549A (en) * 2016-06-17 2017-12-21 国立研究開発法人物質・材料研究機構 N-type semiconductor material, p-type semiconductor material, and semiconductor element
JP2019087710A (en) * 2017-11-10 2019-06-06 学校法人 名城大学 Manufacturing method of nitride semiconductor light-emitting element, and nitride semiconductor light-emitting element
CN111584620A (en) * 2020-05-28 2020-08-25 西安电子科技大学芜湖研究院 A preparation method for reducing contact resistance of source-drain electrodes of P-type MOSFET
CN113421917A (en) * 2021-03-09 2021-09-21 广西飓芯科技有限责任公司 Method for reducing specific contact resistivity of p-type III-V group semiconductor material and contact electrode
CN114551661A (en) * 2022-02-22 2022-05-27 江西兆驰半导体有限公司 LED epitaxial wafer, epitaxial growth method and LED chip

Also Published As

Publication number Publication date
JP3658892B2 (en) 2005-06-08

Similar Documents

Publication Publication Date Title
JP2778405B2 (en) Gallium nitride based compound semiconductor light emitting device
JP3223832B2 (en) Nitride semiconductor device and semiconductor laser diode
JP2917742B2 (en) Gallium nitride based compound semiconductor light emitting device and method of manufacturing the same
EP0599224B2 (en) Light-emitting gallium nitride-based compound semiconductor device
JP2890396B2 (en) Nitride semiconductor light emitting device
JP2785254B2 (en) Gallium nitride based compound semiconductor light emitting device
JP4947035B2 (en) Nitride semiconductor device
JP3846150B2 (en) Group III nitride compound semiconductor device and electrode forming method
JP5558454B2 (en) Nitride semiconductor light emitting device and method for manufacturing nitride semiconductor light emitting device
JP3282174B2 (en) Nitride semiconductor light emitting device
JP3658892B2 (en) Method for growing p-type nitride semiconductor and nitride semiconductor device
US6365923B1 (en) Nitride semiconductor light-emitting element and process for production thereof
JPH1065213A (en) Nitride semiconductor device
US20040058465A1 (en) Method for producing p-type Group III nitride compound semiconductor
JP3561105B2 (en) P-type semiconductor film and semiconductor device
JP3275810B2 (en) Nitride semiconductor light emitting device
JPH11191639A (en) Nitride semiconductor device
JPH10144960A (en) Method for manufacturing p-type nitride semiconductor and nitride semiconductor device
JP2918139B2 (en) Gallium nitride based compound semiconductor light emitting device
JP2713094B2 (en) Semiconductor light emitting device and method of manufacturing the same
JP2005235960A (en) Method for manufacturing gallium nitride series semiconductor element
JP2004096129A (en) Nitride semiconductor device
JP3605907B2 (en) Semiconductor device having contact resistance reduction layer
JP3216596B2 (en) Gallium nitride based compound semiconductor light emitting device
CN114664986B (en) Nitride semiconductor light emitting element and method for manufacturing the same

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040817

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041018

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050222

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050307

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080325

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090325

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090325

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090325

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100325

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100325

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110325

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110325

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120325

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120325

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120325

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130325

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130325

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140325

Year of fee payment: 9

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees