JPH10200059A - Ferroelectric thin film element and method of manufacturing the same - Google Patents
Ferroelectric thin film element and method of manufacturing the sameInfo
- Publication number
- JPH10200059A JPH10200059A JP9002712A JP271297A JPH10200059A JP H10200059 A JPH10200059 A JP H10200059A JP 9002712 A JP9002712 A JP 9002712A JP 271297 A JP271297 A JP 271297A JP H10200059 A JPH10200059 A JP H10200059A
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- ferroelectric
- substrate
- template layer
- srbi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Photometry And Measurement Of Optical Pulse Characteristics (AREA)
- Inorganic Compounds Of Heavy Metals (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Inorganic Insulating Materials (AREA)
Abstract
(57)【要約】
【課題】 本発明は、SrBi2Ta2O9を初めとした
Bi系層状ベロプスカイト構造を有する酸化物強誘電体
の優れた強誘電特性を有効に引き出し、デバイス開発へ
の適用性を高めることができるc軸配向成分を多く含む
強誘電体多結晶薄膜を実現すると共に、それを再現性良
く比較的低温の結晶化温度で形成可能な強誘電体薄膜素
子及びその製造方法を提供することを目的としている。
【解決手段】 基板1上に強誘電体多結晶薄膜6を備え
た強誘電体薄膜素子において、強誘電体多結晶薄膜6を
所望の面方位に優先配向させるテンプレート層5を基板
1と強誘電体多結晶薄膜6との間に設けて構成する。
PROBLEM TO BE SOLVED: To effectively draw out the excellent ferroelectric properties of oxide ferroelectrics having a Bi-based layered bevelskite structure, such as SrBi 2 Ta 2 O 9, to develop devices. A ferroelectric polycrystalline thin film containing a large number of c-axis oriented components capable of improving applicability, and a ferroelectric thin film element capable of being formed with good reproducibility at a relatively low crystallization temperature and a method of manufacturing the same It is intended to provide. SOLUTION: In a ferroelectric thin-film element having a ferroelectric polycrystalline thin film 6 on a substrate 1, a template layer 5 for preferentially orienting the ferroelectric polycrystalline thin film 6 to a desired plane orientation is formed with the substrate 1 and the ferroelectric film. It is provided between the body polycrystalline thin film 6.
Description
【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION
【0001】[0001]
【発明の属する技術分野】本発明は、強誘電体不揮発性
メモリ素子、焦電赤外線センサ素子、圧電素子等に用い
られる強誘電体薄膜素子及びその製造方法に関するもの
である。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a ferroelectric thin film element used for a ferroelectric nonvolatile memory element, a pyroelectric infrared sensor element, a piezoelectric element, and the like, and a method of manufacturing the same.
【0002】[0002]
【従来の技術】強誘電体は、自発分極、高誘電率、電気
光学効果、圧電効果および焦電効果等の多くの機能をも
ち、コンデンサ、発振器、光変調器や赤外線センサを初
めとした多くのデバイス開発に用いられている。従来、
これらの応用にはバルク材料が用いられて来たが、最近
の薄膜形成技術の進展に伴い、その応用分野が急速に広
がっている。例えば、高誘電率特性をDRAM、MMI
C等の各種半導体素子のキャパシタに適用する事によ
り、素子の小型・高集積化が図られている。また、DR
AMのメモリキャパシタ部分やMOSトランジスタのゲ
ート絶縁膜に用いる事で、自発分極特性を利用した不揮
発性メモリの開発が行われている。2. Description of the Related Art Ferroelectrics have many functions such as spontaneous polarization, high dielectric constant, electro-optic effect, piezoelectric effect and pyroelectric effect, and many of them include capacitors, oscillators, optical modulators and infrared sensors. Used for device development. Conventionally,
Although bulk materials have been used for these applications, the field of application has been rapidly expanding with recent advances in thin film formation technology. For example, DRAM, MMI
By applying the invention to capacitors of various semiconductor elements such as C, miniaturization and high integration of the elements are achieved. Also, DR
A non-volatile memory utilizing spontaneous polarization characteristics has been developed by using it for a memory capacitor portion of an AM or a gate insulating film of a MOS transistor.
【0003】これらのデバイス開発には、残留自発分極
(Pr)が大きい、抗電界(Ec)が小さい、リーク電
流が低い、分極反転の繰り返し耐性が大きい等の優れた
特性を有する強誘電体材料が必要である。さらには、動
作電圧の低減と半導体微細加工プロセスに適合させる為
に、膜厚200nm以下の薄膜で上記の特性を実現する
ことが望まれる。The development of these devices requires a ferroelectric material having excellent characteristics such as a large residual spontaneous polarization (Pr), a small coercive electric field (Ec), a low leakage current, and a high resistance to repetition of polarization reversal. is required. Furthermore, in order to reduce the operating voltage and adapt to the semiconductor microfabrication process, it is desired to realize the above characteristics with a thin film having a thickness of 200 nm or less.
【0004】現在、強誘電体不揮発性メモリ等への応用
を目的として、PZT(PbZr1-xTixO3)を初め
としたペロブスカイト構造を有する酸化物強誘電体材料
やBi4Ti3O12、SrBi2Ta2O9、SrBi2Nb
2O9を初めとしたBi系層伏ペロブスカイト構造を有す
る酸化物強誘電体材料の薄膜化が、スパッタ法、蒸着
法、ゾル−ゲル法、MOD法、MOCVD法等の各種薄
膜形成方法により試みられている。[0004] Currently, the strength for the purpose of application to the dielectric nonvolatile memory or the like, PZT (PbZr 1-x Ti x O 3) oxide ferroelectric material and Bi 4 Ti 3 O having a beginning and perovskite structure 12 , SrBi 2 Ta 2 O 9 , SrBi 2 Nb
Attempts were made to reduce the thickness of oxide ferroelectric materials having a Bi-based layered perovskite structure, such as 2 O 9 , by various thin film forming methods such as sputtering, vapor deposition, sol-gel, MOD, and MOCVD. Have been.
【0005】これらの強誘電体材料の中で、分極反転耐
性に優れる点でSrBi2Ta2O9が注目されいる(NAT
URE,V0L374,p627,1995年参照)。従来、SrBi2Ta2
O9は、MOD法により成膜されている。通常のMOD
法においては、薄膜の各構成元素を含む有機金属原料を
所定の膜組成になる様に混合し、濃度及び粘度を調整し
た原料溶液を用い、これを基板上に塗布成膜、乾燥し、
さらに有機成分の除去の為に仮焼成する工程を所定の膜
厚になるまで繰り返して非晶質膜を形成し、最後に本焼
成による結晶化を行う。[0005] Among these ferroelectric materials, SrBi 2 Ta 2 O 9 has attracted attention because of its excellent polarization reversal resistance (NAT).
URE, V0L374, p627, 1995). Conventionally, SrBi 2 Ta 2
O 9 is formed by the MOD method. Normal MOD
In the method, an organometallic raw material containing each constituent element of a thin film is mixed so as to have a predetermined film composition, and a raw material solution whose concentration and viscosity are adjusted is used.
Further, the step of calcination for removing organic components is repeated until a predetermined thickness is reached to form an amorphous film, and finally, crystallization by main calcination is performed.
【0006】この様な非晶質状態から結晶成長する場
合、成長速度の異方性に起因して自発的に各結晶粒毎の
配向が揃い易い場合や、下地結晶基板の配向性を継承し
たエピタキシャル成長の様な場合を除いて、通常は無配
向の多結晶薄膜となり易い。強誘電体結晶の様な異方性
の強い材料の場合、その強誘電特性は特定の結晶軸方向
に存在する為、この様な無配向膜では材料自体の持つ特
性を十分に引き出せない。従って、各デバイスに適した
材料特性を有効に引き出す為には、強誘電体薄膜の結晶
配向を制御する何らかの方法が必要となる。When the crystal is grown from such an amorphous state, the orientation of each crystal grain tends to be spontaneously uniform due to the anisotropy of the growth rate, or the orientation of the underlying crystal substrate is inherited. Except for the case of epitaxial growth, a non-oriented polycrystalline thin film usually tends to be formed. In the case of a material having a strong anisotropy such as a ferroelectric crystal, its ferroelectric property exists in a specific crystal axis direction, and thus such a non-oriented film cannot sufficiently bring out the properties of the material itself. Therefore, some method of controlling the crystal orientation of the ferroelectric thin film is required to effectively bring out the material characteristics suitable for each device.
【0007】SrBi2Ta2O9の場合、c軸配向性の
強い薄膜における材料特性は、通常の無配向の薄膜のそ
れに比べて、分極反転耐性およびリーク電流特性に優れ
る事が報告されている(International Symposium on I
ntegrated Ferroelectrics、予稿集、29C、1996
年参照)。In the case of SrBi 2 Ta 2 O 9 , it has been reported that the material properties of a thin film having a strong c-axis orientation are superior to those of a normal non-oriented thin film in terms of polarization reversal resistance and leak current characteristics. (International Symposium on I
ntegrated Ferroelectrics, Proceedings, 29C, 1996
Year).
【0008】また、SrBi2Ta2O9のMOD法によ
る成膜法においては、結晶化熱処理の温度は通常800
℃以上の高温を要する(第55回応用物理学会学術講演
会講演予稿集、20pM19、1994年参照)。この
為、デバイス開発に適用する場合、下地のシリコンや電
極材料との反応等により十分なデバイス特性が実現でき
ない等の問題が発生する。従って、結晶化温度はできる
だけ低い事が望ましい。In the case of SrBi 2 Ta 2 O 9 , the temperature of the crystallization heat treatment is usually 800.
A high temperature of at least ℃ is required (refer to the 55th Annual Meeting of the Japan Society of Applied Physics, 20pM19, 1994). For this reason, when applied to device development, there arises a problem that sufficient device characteristics cannot be realized due to a reaction with underlying silicon or an electrode material. Therefore, it is desirable that the crystallization temperature be as low as possible.
【0009】[0009]
【発明が解決しようとする課題】上記したように、従来
技術では、SrBi2Ta2O9を初めとしたBi系層状
ベロプスカイト構造を有する酸化物強誘電体の優れた強
誘電特性を有効に引き出せていなかったり、結晶化温度
が高温であるために応用範囲が限定されるなどの問題を
有していた。As described above, according to the prior art, the excellent ferroelectric properties of oxide ferroelectrics having a Bi-based layered perovskite structure, such as SrBi 2 Ta 2 O 9 , can be effectively derived. And the crystallization temperature is high, so that the range of application is limited.
【0010】本発明は、上記のような課題を解決するた
めになされたものであって、SrBi2Ta2O9を初め
としたBi系層状ベロプスカイト構造を有する酸化物強
誘電体の優れた強誘電特性を有効に引き出し、デバイス
開発への適用性を高めることができるc軸配向成分を多
く含む強誘電体多結晶薄膜を実現すると共に、それを再
現性良く比較的低温の結晶化温度で形成可能な強誘電体
薄膜素子及びその製造方法を提供することを目的として
いる。SUMMARY OF THE INVENTION The present invention has been made to solve the above-mentioned problems, and has been made of an oxide ferroelectric having a Bi-based layered bevelskite structure such as SrBi 2 Ta 2 O 9. Achieve a ferroelectric polycrystalline thin film containing a large number of c-axis oriented components that can effectively extract dielectric properties and enhance applicability to device development, and form it at a relatively low crystallization temperature with good reproducibility. It is an object of the present invention to provide a possible ferroelectric thin film element and a method for manufacturing the same.
【0011】[0011]
【課題を解決するための手段】上記課題を解決するた
め、本発明では、基板上に強誘電体多結晶薄膜を備えた
強誘電体薄膜素子において、強誘電体多結晶薄膜を所望
の面方位に優先配向させるテンプレート層を基板と強誘
電体多結晶薄膜との間に設けて構成している。According to the present invention, there is provided a ferroelectric thin film device having a ferroelectric polycrystalline thin film on a substrate, the ferroelectric polycrystalline thin film having a desired plane orientation. Is provided between the substrate and the ferroelectric polycrystalline thin film.
【0012】さらに、本発明では、上記の強誘電体薄膜
素子において、基板上に下部電極を備え、その下部電極
上にテンプレート層が配置され、そのテンプレート層が
Bi 4Ti3O12から成り、強誘電体多結晶薄膜がSrB
i2(Ta1-x,Nbx)2O9(0≦x≦1)から成り、
テンプレート層の膜厚が強誘電体多結晶薄膜の膜厚より
も薄いこととしている。Further, according to the present invention, there is provided the above ferroelectric thin film.
The device has a lower electrode on a substrate, and the lower electrode
A template layer is placed on top, and the template layer
Bi FourTiThreeO12And the ferroelectric polycrystalline thin film is SrB
iTwo(Ta1-x, Nbx)TwoO9(0 ≦ x ≦ 1),
The thickness of the template layer is greater than the thickness of the ferroelectric polycrystalline thin film
Is also thin.
【0013】さらに、本発明では、上記の強誘電体薄膜
素子において、テンプレート層及び強誘電体多結晶薄膜
のいずれもがc軸優先配向していることとしている。Further, according to the present invention, in the above ferroelectric thin film element, both the template layer and the ferroelectric polycrystalline thin film are c-axis preferentially oriented.
【0014】また、本発明では、テンプレート層がBi
2SiO5から成りa軸優先配向しており、強誘電体多結
晶薄膜がSrBi2(Ta1-x,Nbx)2O9(0≦x≦
1)から成りc軸優先配向していることとしている。In the present invention, the template layer is formed of Bi.
A- axis preferential orientation composed of 2 SiO 5, and the ferroelectric polycrystalline thin film is made of SrBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦
1) and has c-axis preferential orientation.
【0015】また、本発明では、基板上に強誘電体多結
晶薄膜を形成する強誘電体薄膜素子の製造方法におい
て、強誘電体多結晶薄膜を所望の面方位に優先配向させ
るテンプレート層を基板上に形成した後、テンプレート
層上に強誘電体薄膜を形成することにより、テンプレー
ト層と同じ面方位に優先配向した強誘電体多結晶薄膜を
形成することとしている。Further, according to the present invention, in a method for manufacturing a ferroelectric thin film element for forming a ferroelectric polycrystalline thin film on a substrate, the template layer for preferentially orienting the ferroelectric polycrystalline thin film in a desired plane orientation is provided on the substrate. After forming the ferroelectric thin film on the template layer, a ferroelectric polycrystalline thin film preferentially oriented in the same plane orientation as the template layer is formed.
【0016】さらに、本発明では、上記の強誘電体薄膜
素子の製造方法において、基板上に下部電極を形成し、
その下部電極上にc軸優先配向のBi4Ti3O12薄膜を
テンプレート層として形成した後、そのBi4Ti3O12
薄膜上にSrBi2(Ta1-x,Nbx)2O9(0≦x≦
1)から成る非晶質薄膜を形成し、その後SrBi
2(Ta1-x,Nbx)2O9非晶質薄膜に結晶化熱処理を
施すことによりc軸優先配向の強誘電体多結晶薄膜を形
成することとしている。Further, according to the present invention, in the above-mentioned method of manufacturing a ferroelectric thin film element, a lower electrode is formed on a substrate,
After forming a c-axis preferred orientation Bi 4 Ti 3 O 12 thin film as a template layer on the lower electrode, the Bi 4 Ti 3 O 12
SrBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦
An amorphous thin film comprising 1) is formed, and then SrBi
By subjecting the 2 (Ta 1-x , Nb x ) 2 O 9 amorphous thin film to a crystallization heat treatment, a c-axis preferentially oriented ferroelectric polycrystalline thin film is formed.
【0017】また、本発明では、上記の強誘電体薄膜素
子の製造方法において、基板としてシリコン基板を用
い、MOCVD法によりBi有機金属原料ガスと酸素ガ
スとを加熱保持したシリコン基板の(100)面に供給
するすることによりa軸優先配向のBi2SiO5薄膜を
テンプレート層として形成し、そのBi2SiO5薄膜上
にSrBi2(Ta1-x,Nbx)2O9(0≦x≦1)か
ら成る非晶質薄膜を形成し、その後SrBi2(T
a1-x,Nbx)2O9非晶質薄膜に結晶化熱処理を施すこ
ととしている。Further, according to the present invention, in the above-mentioned method for manufacturing a ferroelectric thin film element, a silicon substrate is used as a substrate, and a (100) silicon substrate is heated and held by a MOCVD method. The Bi 2 SiO 5 thin film of a-axis preferred orientation is formed as a template layer by supplying to the surface, and SrBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x) is formed on the Bi 2 SiO 5 thin film. ≦ 1), and then SrBi 2 (T
The crystallization heat treatment is applied to the a 1-x , Nb x ) 2 O 9 amorphous thin film.
【0018】次いで、上記のような本発明の作用につい
て説明する。上述したように、所望の結晶配向状態に類
似の原子配列を有する下地基板(テンプレート)を用意
できれば、エピタキシャル成長機構を利用する事で配向
膜を得ることは可能である。また、通常のエピタキシャ
ル成長の様に、結晶成長の核が予め存在する場合、完全
な非晶質状態からの結晶成長に比べて、低温での結晶成
長が可能である。従って、如何に有効なテンプレート層
を実現できるかが、上記課題を解決するための鍵とな
る。Next, the operation of the present invention as described above will be described. As described above, if a base substrate (template) having an atomic arrangement similar to a desired crystal orientation state can be prepared, an orientation film can be obtained by using an epitaxial growth mechanism. Further, when a crystal growth nucleus is present in advance as in normal epitaxial growth, crystal growth at a lower temperature is possible as compared with crystal growth from a completely amorphous state. Therefore, how to achieve an effective template layer is a key to solving the above-mentioned problem.
【0019】本発明では、キャパシタを構成する下部電
極が下地の場合、またはシリコンウエハそのものの場合
のそれぞれに対して、c軸配向のSrBi2Ta2O9薄
膜形成の為に使用可能なテンプレート層を提供するもの
である。According to the present invention, a template layer that can be used for forming a c-axis oriented SrBi 2 Ta 2 O 9 thin film is formed when a lower electrode constituting a capacitor is a base or a silicon wafer itself. Is provided.
【0020】このようなテンプレート層に望まれる条件
としては、目的とするSrBi2Ta2O9と類似の結晶
構造をなし、また原子配列状態が近似していることであ
る。そこで、本発明では、上記のように、下地電極上に
c軸配向のSrBi2Ta2O9を形成する場合には、類
似の結晶構造をなすBi4Ti3O12のc軸配向膜をテン
プレート層として用いる。また、シリコンウエハ上に直
接c軸配向のSrBi2Ta2O9を形成する場合には、
Bi2SiO5のa軸配向膜をテンプレート層として用い
る。The conditions desired for such a template layer are that the template layer has a crystal structure similar to that of the intended SrBi 2 Ta 2 O 9 and that the atomic arrangement is similar. Therefore, in the present invention, as described above, when c-axis-oriented SrBi 2 Ta 2 O 9 is formed on a base electrode, a c-axis oriented film of Bi 4 Ti 3 O 12 having a similar crystal structure is formed. Used as a template layer. In the case where c-axis oriented SrBi 2 Ta 2 O 9 is directly formed on a silicon wafer,
An a-axis oriented film of Bi 2 SiO 5 is used as a template layer.
【0021】それぞれのテンプレート層とSrBi2T
a2O9との結晶格子の不整合の値は、次の様に見積もら
れる。Each template layer and SrBi 2 T
The value of the mismatch of the crystal lattice with a 2 O 9 is estimated as follows.
【0022】SrBi2Ta2O9(c面)/Bi4Ti3
O12(c面):約1.9% SrBi2Ta2O9(c面)/Bi2SiO5(a面):
約2.4% この様に小さい格子不整合の値から、これらのテンプレ
ート層を用いる事で、十分にSrBi2Ta2O9のc軸
配向膜の実現は可能である。ここで、上記の見積もりに
は以下の格子定数を用いた。SrBi 2 Ta 2 O 9 (c-plane) / Bi 4 Ti 3
O 12 (c-plane): about 1.9% SrBi 2 Ta 2 O 9 (c-plane) / Bi 2 SiO 5 (a-plane):
Approximately 2.4% From such a small value of lattice mismatch, it is possible to sufficiently realize a c-axis oriented film of SrBi 2 Ta 2 O 9 by using these template layers. Here, the following lattice constants were used for the above estimation.
【0023】SrBi2Ta2O9:a=0.55306
5nm,b=0.553445nm,c=2.4983
9nm(Acta Cryst.B48(1992)418参照) Bi4Ti3O12:a=0.54100nm,b=0.5
4489nm,c=3.2815nm(JCPDSカー
ド、35−795参照) Bi2SiO5:a=1.5217nm,b=0.547
7nm,c=0.5325nm(JCPDSカード、3
6−287参照) 本発明では、c軸配向のBi4Ti3O12薄膜およびa軸
配向のBi2SiO5薄膜は、MOCVD法によって作製
可能である。本発明に用いられる基板としては、Bi4
Ti3O12テンプレート層を作製する場合は、シリコン
基板表面にPt/TiやPt/Ta等の電極層をコーテ
ィングしたものを用いることが好ましい。また、Bi2
SiO5テンプレート層を作製する場合は、(100)
面のシリコン基板を用いることが好ましい。ここで、そ
のシリコン基板は、その表面にトランジスタ等の回路素
子が組み込まれていてもかまわない。SrBi 2 Ta 2 O 9 : a = 0.55306
5 nm, b = 0.553445 nm, c = 2.49833
9 nm (see Acta Cryst. B48 (1992) 418) Bi 4 Ti 3 O 12 : a = 0.54100 nm, b = 0.5
4489 nm, c = 3.2815 nm (see JCPDS card, 35-795) Bi 2 SiO 5 : a = 1.5217 nm, b = 0.4747
7 nm, c = 0.5325 nm (JCPDS card, 3
In the present invention, the c-axis oriented Bi 4 Ti 3 O 12 thin film and the a-axis oriented Bi 2 SiO 5 thin film can be produced by MOCVD. The substrate used in the present invention is Bi 4
When producing a Ti 3 O 12 template layer, it is preferable to use a silicon substrate surface coated with an electrode layer such as Pt / Ti or Pt / Ta. Also, Bi 2
When producing a SiO 5 template layer, (100)
It is preferable to use a surface silicon substrate. Here, a circuit element such as a transistor may be incorporated on the surface of the silicon substrate.
【0024】MOCVD法に用いる有機金属原料として
は、オルトトリビスマスBi(o−C7H7)3、トリフ
ェニルビスマスBi(C6H5)3、チタンイソプロポキ
サイドTi(i−OC7H7)4等が用いられる。これら
の有機金属原料を加熱気化し、Ar等のキャリアガスと
共に加熱保持した基板上に供給する。この際、反応ガス
としてO2ガスを同時に供給する。成膜パラメータとし
ては、原料の加熱温度、キャリアガス流量、O2ガス流
量、成膜圧力、基板温度等がある。The organometallic raw materials used in the MOCVD method include orthotribismuth Bi (o-C 7 H 7 ) 3 , triphenyl bismuth Bi (C 6 H 5 ) 3 , titanium isopropoxide Ti (i-OC 7 H) 7 ) 4 etc. are used. These organometallic raw materials are heated and vaporized and supplied onto a heated and held substrate together with a carrier gas such as Ar. At this time, O 2 gas is simultaneously supplied as a reaction gas. The film forming parameters include a raw material heating temperature, a carrier gas flow rate, an O 2 gas flow rate, a film forming pressure, and a substrate temperature.
【0025】Pt電極上にBi4Ti3O12薄膜を作製す
る場合は、基板温度が500℃から650℃、成膜圧力
が10Torr以下が好ましい。一方、シリコン基板上
にBi2SiO5を形成する場合は、基板温度が600℃
程度、成膜圧力が5Torr程度が好ましい。When a Bi 4 Ti 3 O 12 thin film is formed on a Pt electrode, the substrate temperature is preferably 500 ° C. to 650 ° C., and the film forming pressure is preferably 10 Torr or less. On the other hand, when forming Bi 2 SiO 5 on a silicon substrate, the substrate temperature is 600 ° C.
And the film forming pressure is preferably about 5 Torr.
【0026】[0026]
【発明の実施の形態】 〔第1の実施形態〕以下、本発明の第1の実施形態につ
いて、図1〜図4を参照して説明する。図1は、本発明
の第1の実施形態の強誘電体薄膜素子の概略構造を示す
断面図である。図1において、1はシリコン基板、2は
SiO2層、3はTi接着層、4はPt電極層、5はc
軸優先配向のBi4Ti3O12テンプレート層、6はc軸
優先配向のSrBi2Ta2O9強誘電体多結晶薄膜であ
る。なお、本実施形態では強誘電体薄膜素子の基本構成
について説明するが、実際には、Pt電極層4を下部電
極とし、SrBi2Ta2O9強誘電体多結晶薄膜6上に
上部電極を形成したキャパシタ構造にするなどして、電
子デバイスとして用いられるものである。DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment A first embodiment of the present invention will be described below with reference to FIGS. FIG. 1 is a sectional view showing a schematic structure of a ferroelectric thin film element according to a first embodiment of the present invention. In FIG. 1, 1 is a silicon substrate, 2 is a SiO 2 layer, 3 is a Ti adhesive layer, 4 is a Pt electrode layer, and 5 is c
The Bi 4 Ti 3 O 12 template layer 6 with the axis preferred orientation is a ferroelectric polycrystalline thin film of SrBi 2 Ta 2 O 9 with the c axis preferred orientation. As will be explained the basic structure of a ferroelectric thin film element in the present embodiment, in practice, the Pt electrode layer 4 and the lower electrode, the upper electrode on the SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film 6 It is used as an electronic device by forming a formed capacitor structure.
【0027】次いで、上記の誘電体薄膜素子の作製につ
いて説明する。基板として、シリコンウエハ表面を熱酸
化することにより膜厚200nmのSiO2層2を形成
した後、膜厚30nmのTi層3、続いて膜厚200n
mのPt電極層4を形成したものを用いた。ここで、T
i層3はSiO2層2とPt電極層3との接着層として
用いている。Ti、Ptは通常のスパッタ法で形成し
た。なお、本実施形態では、基板にシリコンウエハを用
いたが、GaAs基板等の半導体基板やその表面に回路
素子が形成されて、その上部がSiO2やSiNX等の層
間絶縁層で覆われているものを用いても良い。Next, the fabrication of the above-mentioned dielectric thin film element will be described. As a substrate, an SiO 2 layer 2 having a thickness of 200 nm is formed by thermally oxidizing the surface of a silicon wafer, and then a Ti layer 3 having a thickness of 30 nm is formed.
An m-type Pt electrode layer 4 was used. Where T
The i layer 3 is used as an adhesive layer between the SiO 2 layer 2 and the Pt electrode layer 3. Ti and Pt were formed by a normal sputtering method. In the present embodiment uses a silicon wafer to the substrate, is formed a circuit element on a semiconductor substrate and its surface, such as a GaAs substrate, an upper portion thereof is covered with an interlayer insulating layer such as SiO 2 or SiN X May be used.
【0028】次に、MOCVD法によりPt電極層4上
に、テンプレート層5としてBi4Ti3O12薄膜を以下
の様にして形成した。Bi原料としてオルトトリルビス
マスBi(o−C7H7)3、Ti原料としてチタンイソ
プロポキサイドTi(i−OC3H7)4を用いた。Bi
原料を160℃、Ti原料を50℃にそれぞれ加熱、気
化し、キャリアガスであるArと反応ガスであるO2と
共に成膜室内に導入し、加熱保持された基板表面に供給
した。この際のBi原料のキャリアガス流量は200s
ccm、Ti原料に対しては50sccm、O2ガスは
1000sccmとした。成膜室内の原料ガス供給ノズ
ルと基板との間の距離は約8cm、基板温度は600
℃、成膜圧力は5Torrとした。なお、ここで用いた
成膜条件は、成膜室内の圧力が高すぎると気相反応が起
こり易いこと、またノズルと基板との間の距離が近すぎ
るとノズル温度が高くなり、ノズル内で反応が起こるこ
とを考慮して設定した。Next, a Bi 4 Ti 3 O 12 thin film was formed as a template layer 5 on the Pt electrode layer 4 by MOCVD as follows. Bi material as ortho-tolyl bismuth Bi (o-C 7 H 7 ) 3, Ti raw material as titanium isopropoxide Ti (i-OC 3 H 7 ) 4 was used. Bi
The raw material was heated to 160 ° C. and the Ti raw material was heated and vaporized to 50 ° C., respectively, and introduced together with Ar as a carrier gas and O 2 as a reaction gas into a film forming chamber, and supplied to the heated and held substrate surface. At this time, the carrier gas flow rate of the Bi raw material is 200 s.
ccm, 50 sccm for Ti raw material, and 1000 sccm for O 2 gas. The distance between the source gas supply nozzle in the film forming chamber and the substrate is about 8 cm, and the substrate temperature is 600
C. and the film forming pressure was 5 Torr. Note that the film formation conditions used here are such that if the pressure in the film formation chamber is too high, a gas phase reaction is likely to occur, and if the distance between the nozzle and the substrate is too short, the nozzle temperature will increase, and This was set in consideration of the occurrence of the reaction.
【0029】上記の条件において、成膜時間10分で膜
厚約10nmのBi4Ti3O12が得られた。その配向性
は、図2のX線回折パターンからc軸に優先配向してい
る事がわかる。なお、図2において、(006)、(0
08)、及び(0012)はBi4Ti3O12のc軸配向を
示すピークであり、(117)はBi4Ti3O12の(1
17)配向を示すピークであり、Pt(111)はPt
電極層4によるピークである。Under the above conditions, Bi 4 Ti 3 O 12 having a thickness of about 10 nm was obtained in a film forming time of 10 minutes. It can be seen from the X-ray diffraction pattern of FIG. 2 that the orientation is preferentially oriented along the c-axis. In FIG. 2, (006), (0
08) and (001 2) are peaks indicating the c-axis orientation of Bi 4 Ti 3 O 12 , and (117) is (1) of Bi 4 Ti 3 O 12
17) This is a peak indicating orientation, and Pt (111) is Pt
This is a peak due to the electrode layer 4.
【0030】次に、このBi4Ti3O12テンプレート層
5上にSrBi2Ta2O9薄膜をMOD法により形成し
た。ここで、塗布用の原料溶液は、出発原料としてタン
タルエトキシドTa(OC2H5)5、ビスマス2エチル
へキサネートBi(C7H15COO)2、ストロンチウム
2エチルヘキサネートSr(C7H15C00)2、および
溶媒としてキシレンを用いて、所定の組成となる様に混
合、合成した。この原料溶液を用い、上記のc軸優先配
向のBi4Ti3O12膜(テンプレート層5)上に、スピ
ンコート法による塗布と大気中250℃×5分の乾燥と
を3回繰り返した後、酸素気流中700℃×30分の結
晶化の為の熱処理を施した。これにより、膜厚200n
mのSrBi2Ta2O9強誘電体多結晶薄膜6を形成し
た。比較の為に、比較例として、Bi4Ti3O12テンプ
レート層5のないPt/Ti電極上にも、本実施形態と
同様の工程で、SrBi2Ta2O9薄膜を形成した。Next, an SrBi 2 Ta 2 O 9 thin film was formed on the Bi 4 Ti 3 O 12 template layer 5 by the MOD method. Here, the raw material solution for coating includes tantalum ethoxide Ta (OC 2 H 5 ) 5 , bismuth 2 ethylhexanate Bi (C 7 H 15 COO) 2 , strontium 2 ethyl hexanate Sr (C 7 H) as starting materials. Using 15 C00) 2 and xylene as a solvent, they were mixed and synthesized to have a predetermined composition. Using this raw material solution, application by spin coating and drying at 250 ° C. for 5 minutes in the air are repeated three times on the Bi 4 Ti 3 O 12 film (template layer 5) having the c-axis preferred orientation described above. Then, a heat treatment for crystallization was performed at 700 ° C. for 30 minutes in an oxygen stream. Thereby, the film thickness of 200 n
m of SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film 6 was formed. For comparison, as a comparative example, a SrBi 2 Ta 2 O 9 thin film was formed on a Pt / Ti electrode without the Bi 4 Ti 3 O 12 template layer 5 in the same process as in the present embodiment.
【0031】得られたこれらの薄膜のX線回折パターン
を図3(本実施形態)及び図4(比較例)に示す。Bi
4Ti3O12テンプレート層5を用いた図3(本実施形
態)については、明らかにSrBi2Ta2O9のc軸優
先配向性が見られる。一方、テンプレート層5を用いな
い図4(比較例)は、無配向のパターンであり、かつ反
射強度も小さく十分な結晶化がなされていないことがわ
かる。なお、図3及び図4において、(006)、(0
08)、及び(0010)はSrBi2Ta2O9のc軸配
向を示すピークであり、(115)はSrBi2Ta2O
9の(115)配向を示すピークであり、Pt(11
1)及びPtはPt電極層4によるピークである。The X-ray diffraction patterns of these thin films obtained are shown in FIG. 3 (this embodiment) and FIG. 4 (comparative example). Bi
In FIG. 3 (this embodiment) using the 4 Ti 3 O 12 template layer 5, the c-axis preferential orientation of SrBi 2 Ta 2 O 9 is clearly seen. On the other hand, FIG. 4 (comparative example) in which the template layer 5 is not used shows a non-oriented pattern, a low reflection intensity, and insufficient crystallization. 3 and 4, (006), (0)
08) and (0010) are peaks indicating the c-axis orientation of SrBi 2 Ta 2 O 9 , and (115) is SrBi 2 Ta 2 O 9
9 is a peak showing the (115) orientation of Pt (11).
1) and Pt are peaks due to the Pt electrode layer 4.
【0032】以上の結果から、c軸配向Bi4Ti3O12
テンプレート層5の挿入がSrBi2Ta2O9強誘電体
多結晶薄膜6のc軸優先配向を実現するのに極めて有効
である事、および結晶性向上すなわち結晶化温度の低減
をも可能にしていることが分かった。From the above results, the c-axis oriented Bi 4 Ti 3 O 12
The insertion of the template layer 5 is extremely effective for realizing the c-axis preferential orientation of the SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film 6 and improves the crystallinity, that is, reduces the crystallization temperature. I knew it was there.
【0033】〔第2の実施形態〕以下、本発明の第2の
実施形態について、図5〜図7を参照して説明する。図
5は、本発明の第2の実施形態の強誘電体薄膜素子の概
略構造を示す断面図である。図5において、11はシリ
コン基板、15はa軸優先配向のBi2SiO5テンプレ
ート層、16はc軸優先配向のSrBi2Ta2O9強誘
電体多結晶薄膜である。なお、本実施形態では強誘電体
薄膜素子の基本構成について説明するが、実際には、シ
リコン基板11を下部電極とし、SrBi2Ta2O9強
誘電体多結晶薄膜16上に上部電極を形成したキャパシ
タ構造にするなどして、電子デバイスとして用いられる
ものである。[Second Embodiment] Hereinafter, a second embodiment of the present invention will be described with reference to FIGS. FIG. 5 is a sectional view showing a schematic structure of a ferroelectric thin film element according to a second embodiment of the present invention. In FIG. 5, 11 is a silicon substrate, 15 is a Bi 2 SiO 5 template layer with a-axis preferred orientation, and 16 is a SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film with c-axis preferred orientation. Although the basic configuration of the ferroelectric thin film element will be described in the present embodiment, in practice, an upper electrode is formed on the SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film 16 using the silicon substrate 11 as a lower electrode. It is used as an electronic device, for example, by using a capacitor structure as described above.
【0034】次いで、上記の強誘電体薄膜素子の作製に
ついて説明する。基板として(100)面の低抵抗シリ
コンウエハを用いた。シリコン基板表面の酸化膜をHF
水溶液により除去、純水洗浄した後、成膜室内の基板ホ
ルダ上にセットし、速やかに成膜室内を1×10-7To
rrまで真空排気した。その後、Bi原料としてオルト
トリルビスマスBi(o−C7H7)3を160℃に加
熱、気化し、キャリアガスAr(流量200sccm)
を用いて、反応ガスO2(流量400sccm)と共に
基板表面((100)面)に20分間供給した。ここ
で、成膜室内の圧力は5Torr、基板温度は600℃
とした。Next, the fabrication of the above ferroelectric thin film element will be described. A (100) low-resistance silicon wafer was used as a substrate. HF oxide film on silicon substrate surface
After removing with an aqueous solution and washing with pure water, the substrate is set on a substrate holder in the film formation chamber, and 1 × 10 −7 To
Evacuated to rr. Thereafter, ortho tolyl bismuth Bi (o-C 7 H 7 ) 3 as a Bi raw material is heated to 160 ° C. and vaporized, and a carrier gas Ar (flow rate 200 sccm) is used.
Was supplied to the substrate surface ((100) surface) together with the reaction gas O 2 (flow rate 400 sccm) for 20 minutes. Here, the pressure in the film forming chamber is 5 Torr, and the substrate temperature is 600 ° C.
And
【0035】取り出した基板表面は、青い干渉色を示
し、図6に示すX線回折パターンが得られた。この回折
パターンは、Bi2SiO5のa紬配向の反射ピークのみ
を示しており、この結果からシリコン表面において、供
給されたBiおよびOと基板シリコンとが反応する事
で、Bi2SiO5が形成されたものと思われる。この結
果は、シリコンとBi2SiO5のa面との格子不整合の
大きさが−0.5%と極めて小さい事からも妥当と思わ
れる。なお、図6において、(200)、(400)、
及び(600)はBi2SiO5のa軸配向を示すピーク
である。The substrate surface taken out exhibited a blue interference color, and the X-ray diffraction pattern shown in FIG. 6 was obtained. This diffraction pattern shows only the reflection peak of the a 2 orientation of Bi 2 SiO 5 , and from this result, the supplied Bi and O react with the substrate silicon on the silicon surface, whereby Bi 2 SiO 5 is converted. It seems to have been formed. This result seems to be appropriate because the magnitude of the lattice mismatch between silicon and the a-plane of Bi 2 SiO 5 is extremely small at −0.5%. In FIG. 6, (200), (400),
And (600) are peaks indicating the a-axis orientation of Bi 2 SiO 5 .
【0036】続いて、このa軸配向のBi2SiO5テン
プレート層15の上に、上記第1の実施形態と同様の方
法により、SrBi2Ta2O9薄膜をMOD法により形
成した。得られた薄膜のX線回折パクーンを図7に示
す。明らかにSrBi2Ta209の強いc軸優先配向性
が見られる事が分かる。なお、図7において、(00
6)、(008)、及び(0010)はSrBi2Ta2O
9のc軸配向を示すピークであり、○印を付した反射
(200)及び(400)はいずれもBi2SiO5テン
プレート層15によるBi2SiO5のa軸配向のピーク
である。Subsequently, a SrBi 2 Ta 2 O 9 thin film was formed on the a-axis oriented Bi 2 SiO 5 template layer 15 by the MOD method in the same manner as in the first embodiment. FIG. 7 shows an X-ray diffraction pattern of the obtained thin film. Clearly it can be seen that a strong c-axis preferred orientation of SrBi 2 Ta 2 0 9 can be seen. In FIG. 7, (00
6), (008) and (0010) are SrBi 2 Ta 2 O
A peak indicating the c-axis orientation of the 9, reflecting marked with ○ mark (200) and (400) is the peak of the a-axis orientation of the Bi 2 SiO 5 by Bi 2 SiO 5 template layer 15 either.
【0037】上記第1及び第2の実施形態では、SrB
i2Ta2O9強誘電体多結晶薄膜の例を示したが、同じ
結晶構造を有するSrBi2Nb2O9強誘電体多結晶薄
膜および、それらの混晶であるSrBi2(Ta1-xNb
x)O9(0≦x≦1)においても、同様の結果が得られ
た。In the first and second embodiments, SrB
Although an example of the i 2 Ta 2 O 9 ferroelectric polycrystalline thin film was shown, the SrBi 2 Nb 2 O 9 ferroelectric polycrystalline thin film having the same crystal structure and the mixed crystal SrBi 2 (Ta 1− x Nb
x ) O 9 (0 ≦ x ≦ 1) yielded similar results.
【0038】[0038]
【発明の効果】以上説明したように、本発明によれば、
強誘電体不揮発性メモリ用材料として期待されるSrB
i2Ta2O9、SrBi2Nb209、SrBi2(Ta1-x
Nbx)O9(0≦x≦1)のc軸配向膜を再現性良く、
かつ低温で形成できる。このことから、上記材料のc軸
配向膜が持つ優れた特性、すなわち分極反転耐性、リー
ク電流特性を有効に引き出す事が可能となり、デバイス
の特性、信頼性向上が可能となる。また、上記材料をシ
リコン基板上に直接形成できることから、MOSトラン
ジスタのゲート絶縁膜に適用する事でトランジスタ自体
にメモリ効果をもたせるデバイスへの適用も可能とな
る。As described above, according to the present invention,
SrB expected as a material for ferroelectric nonvolatile memory
i 2 Ta 2 O 9, SrBi 2 Nb 2 0 9, SrBi 2 (Ta 1-x
Nb x ) O 9 (0 ≦ x ≦ 1) c-axis oriented film with good reproducibility,
And it can be formed at a low temperature. From this, it becomes possible to effectively extract the excellent characteristics of the c-axis oriented film of the above-mentioned material, that is, the polarization inversion resistance and the leak current characteristic, and improve the characteristics and reliability of the device. Further, since the above-mentioned material can be formed directly on a silicon substrate, it can be applied to a device having a memory effect in a transistor itself by applying to a gate insulating film of a MOS transistor.
【図1】本発明の第1の実施形態の強誘電体薄膜素子の
概略構造を示す断面図である。FIG. 1 is a sectional view showing a schematic structure of a ferroelectric thin film element according to a first embodiment of the present invention.
【図2】第1の実施形態のBi4Ti3O12テンプレート
層のX回折パターンを示す図である。FIG. 2 is a view showing an X diffraction pattern of a Bi 4 Ti 3 O 12 template layer of the first embodiment.
【図3】第1の実施形態のSrBi2Ta2O9強誘電体
多結晶薄膜のX回折パターンを示す図である。FIG. 3 is a view showing an X diffraction pattern of the SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film of the first embodiment.
【図4】比較例のSrBi2Ta2O9薄膜のX回折パタ
ーンを示す図である。FIG. 4 is a view showing an X diffraction pattern of a SrBi 2 Ta 2 O 9 thin film of a comparative example.
【図5】第2の実施形態の強誘電体薄膜素子の概略構造
を示す断面図である。FIG. 5 is a cross-sectional view illustrating a schematic structure of a ferroelectric thin film element according to a second embodiment.
【図6】第2の実施形態のBi2SiO5テンプレート層
のX回折パターンを示す図である。FIG. 6 is a diagram showing an X-ray diffraction pattern of a Bi 2 SiO 5 template layer of a second embodiment.
【図7】第2の実施形態のSrBi2Ta2O9強誘電体
多結晶薄膜のX回折パターンを示す図である。FIG. 7 is a diagram showing an X-ray diffraction pattern of a SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film according to a second embodiment.
1,11 シリコン基板 2 SiO2層 3 Ti接着層 4 Pt電極層 5 Bi4Ti3O12テンプレート層 6,16 SrBi2Ta2O9強誘電体多結晶薄膜 15 Bi2SiO5テンプレート層Reference Signs List 1,11 silicon substrate 2 SiO 2 layer 3 Ti adhesion layer 4 Pt electrode layer 5 Bi 4 Ti 3 O 12 template layer 6,16 SrBi 2 Ta 2 O 9 ferroelectric polycrystalline thin film 15 Bi 2 SiO 5 template layer
───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 FI H01L 21/8242 H01L 27/10 651 21/8247 29/78 371 29/788 41/18 101Z 29/792 37/02 41/18 ──────────────────────────────────────────────────の Continued on the front page (51) Int.Cl. 6 Identification code FI H01L 21/8242 H01L 27/10 651 21/8247 29/78 371 29/788 41/18 101Z 29/792 37/02 41/18
Claims (7)
誘電体薄膜素子において、 前記強誘電体多結晶薄膜を所望の面方位に優先配向させ
るテンプレート層を前記基板と前記強誘電体多結晶薄膜
との間に設けたことを特徴とする強誘電体薄膜素子。1. A ferroelectric thin-film device having a ferroelectric polycrystalline thin film on a substrate, wherein the template layer for preferentially orienting the ferroelectric polycrystalline thin film in a desired plane orientation is formed on the substrate and the ferroelectric material. A ferroelectric thin film element provided between a polycrystalline thin film.
に前記テンプレート層が配置され、該テンプレート層が
Bi4Ti3O12から成り、前記強誘電体多結晶薄膜がS
rBi2(Ta1-x,Nbx)2O9(0≦x≦1)から成
り、前記テンプレート層の膜厚が前記強誘電体多結晶薄
膜の膜厚よりも薄いことを特徴とする請求項1に記載の
強誘電体薄膜素子。2. An electrode layer is provided on the substrate, the template layer is disposed on the electrode layer, the template layer is made of Bi 4 Ti 3 O 12 and the ferroelectric polycrystalline thin film is made of S 4.
rBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦ 1), wherein the thickness of the template layer is smaller than the thickness of the ferroelectric polycrystalline thin film. Item 2. The ferroelectric thin film element according to item 1.
結晶薄膜のいずれもがc軸優先配向していることを特徴
とする請求項2に記載の強誘電体薄膜素子。3. The ferroelectric thin-film element according to claim 2, wherein both the template layer and the ferroelectric polycrystalline thin film are c-axis preferentially oriented.
成りa軸優先配向しており、前記強誘電体多結晶薄膜が
SrBi2(Ta1-x,Nbx)2O9(0≦x≦1)から
成りc軸優先配向していることを特徴とする請求項1に
記載の強誘電体薄膜素子。4. The method according to claim 1, wherein the template layer is made of Bi 2 SiO 5 and has an a-axis preferred orientation, and the ferroelectric polycrystalline thin film is made of SrBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦ 2. The ferroelectric thin film element according to claim 1, wherein the ferroelectric thin film element is composed of 1) and has c-axis preferred orientation.
強誘電体薄膜素子の製造方法において、 前記強誘電体多結晶薄膜を所望の面方位に優先配向させ
るテンプレート層を前記基板上に形成した後、前記テン
プレート層上に前記強誘電体薄膜を形成することによ
り、前記テンプレート層と同じ面方位に優先配向した強
誘電体多結晶薄膜を形成することを特徴とする強誘電体
薄膜素子の製造方法。5. A method of manufacturing a ferroelectric thin film element for forming a ferroelectric polycrystalline thin film on a substrate, comprising: forming a template layer on the substrate for preferentially orienting the ferroelectric polycrystalline thin film in a desired plane orientation. Forming a ferroelectric thin film on the template layer, thereby forming a ferroelectric polycrystalline thin film preferentially oriented in the same plane orientation as the template layer. Manufacturing method.
上にc軸優先配向のBi4Ti3O12薄膜を前記テンプレ
ート層として形成した後、該Bi4Ti3O12薄膜上にS
rBi2(Ta1-x,Nbx)2O9(0≦x≦1)から成
る非晶質薄膜を形成し、その後該SrBi2(Ta1-x,
Nbx)2O9非晶質薄膜に結晶化熱処理を施すことによ
りc軸優先配向の強誘電体多結晶薄膜を形成することを
特徴とする請求項7に記載の強誘電体薄膜素子の製造方
法。6. An electrode layer is formed on the substrate, and a Bi 4 Ti 3 O 12 thin film having c-axis preferred orientation is formed on the electrode layer as the template layer, and then formed on the Bi 4 Ti 3 O 12 thin film. To S
An amorphous thin film made of rBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦ 1) is formed, and then the SrBi 2 (Ta 1-x ,
8. The ferroelectric thin film element according to claim 7, wherein a ferroelectric polycrystalline thin film having c-axis preferred orientation is formed by subjecting the Nb x ) 2 O 9 amorphous thin film to a crystallization heat treatment. Method.
OCVD法によりBi有機金属原料ガスと酸素ガスとを
加熱保持した前記シリコン基板の(100)面に供給す
るすることによりa軸優先配向のBi2SiO5薄膜を前
記テンプレート層として形成し、該Bi2SiO5薄膜上
にSrBi2(Ta1-x,Nbx)2O9(0≦x≦1)か
ら成る非晶質薄膜を形成し、その後該SrBi2(Ta
1-x,Nbx)2O9非晶質薄膜に結晶化熱処理を施すこと
によりc軸優先配向の強誘電体多結晶薄膜を形成するこ
とを特徴とする請求項5に記載の強誘電体薄膜素子の製
造方法。7. A silicon substrate is used as the substrate.
By supplying a Bi organometallic raw material gas and an oxygen gas to the (100) plane of the silicon substrate heated and held by the OCVD method, a Bi 2 SiO 5 thin film having an a-axis preferred orientation is formed as the template layer. An amorphous thin film made of SrBi 2 (Ta 1-x , Nb x ) 2 O 9 (0 ≦ x ≦ 1) is formed on the 2 SiO 5 thin film, and then the SrBi 2 (Ta
1-x, Nb x) 2 O 9 ferroelectric according to claim 5, characterized in that to form a ferroelectric polycrystalline thin film of c-axis preferred orientation by applying crystallization heat treatment to an amorphous thin film A method for manufacturing a thin film element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9002712A JPH10200059A (en) | 1997-01-10 | 1997-01-10 | Ferroelectric thin film element and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9002712A JPH10200059A (en) | 1997-01-10 | 1997-01-10 | Ferroelectric thin film element and method of manufacturing the same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH10200059A true JPH10200059A (en) | 1998-07-31 |
Family
ID=11536925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9002712A Pending JPH10200059A (en) | 1997-01-10 | 1997-01-10 | Ferroelectric thin film element and method of manufacturing the same |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH10200059A (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999032691A1 (en) * | 1997-12-19 | 1999-07-01 | Sharp Kabushiki Kaisha | Insulating material, substrate covered with an insulating film, method of producing the same, and thin-film device |
| KR100321699B1 (en) * | 1998-12-30 | 2002-03-08 | 박종섭 | A method for forming ferroelectric capacitor using niobium-tantalum alloy glue layer |
| KR100324587B1 (en) * | 1998-12-24 | 2002-04-17 | 박종섭 | Method for forming ferroelectric capacitor capable of preventing degradation of electrode during high temperature annealing |
| JP2003002645A (en) * | 2001-06-13 | 2003-01-08 | Seiko Epson Corp | Raw material liquid for ceramics |
| WO2004077566A1 (en) * | 2003-02-27 | 2004-09-10 | Tdk Corporation | High dielectric constant insulating film, thin-film capacitive element, thin-film multilayer capacitor, and method for manufacturing thin-film capacitive element |
| WO2004077562A1 (en) * | 2003-02-26 | 2004-09-10 | Tdk Corporation | Multilayer unit containing electrode layer and dielectric layer |
| EP1411028A4 (en) * | 2001-06-13 | 2005-12-14 | Seiko Epson Corp | CERAMIC FILM AND PRODUCTION METHOD AND FERROELECTRIC CAPACITOR, SEMICONDUCTOR DEVICE AND OTHER ELEMENTS |
| EP1431988A4 (en) * | 2001-08-28 | 2008-10-22 | Tdk Corp | COMPOSITION USING THIN FILM CAPACITOR ELEMENT, HIGH PERMITTIVITY INSULATING FILM, THIN FILM CAPACITOR ELEMENT, AND THIN FILM MULTILAYER CAPACITOR |
| JP2009107345A (en) * | 2000-06-21 | 2009-05-21 | Seiko Epson Corp | Ceramic film, manufacturing method thereof, semiconductor device, piezoelectric element and actuator |
| JP2013191271A (en) * | 2010-09-02 | 2013-09-26 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
| JPWO2013018155A1 (en) * | 2011-07-29 | 2015-02-23 | 株式会社ユーテック | Ferroelectric film and manufacturing method thereof |
| WO2015072095A1 (en) * | 2013-11-14 | 2015-05-21 | パナソニックIpマネジメント株式会社 | Infrared radiation detection element, infrared radiation detection device, and piezoelectric element |
| JP2015122528A (en) * | 2015-02-09 | 2015-07-02 | 株式会社ユーテック | Method for manufacturing ferroelectric film |
-
1997
- 1997-01-10 JP JP9002712A patent/JPH10200059A/en active Pending
Cited By (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999032691A1 (en) * | 1997-12-19 | 1999-07-01 | Sharp Kabushiki Kaisha | Insulating material, substrate covered with an insulating film, method of producing the same, and thin-film device |
| US6307225B1 (en) | 1997-12-19 | 2001-10-23 | Sharp Kabushiki Kaisha | Insulating material, substrate covered with an insulating film, method of producing the same, and thin-film device |
| KR100324587B1 (en) * | 1998-12-24 | 2002-04-17 | 박종섭 | Method for forming ferroelectric capacitor capable of preventing degradation of electrode during high temperature annealing |
| KR100321699B1 (en) * | 1998-12-30 | 2002-03-08 | 박종섭 | A method for forming ferroelectric capacitor using niobium-tantalum alloy glue layer |
| JP2009117852A (en) * | 2000-06-21 | 2009-05-28 | Seiko Epson Corp | Ceramic film, manufacturing method thereof, semiconductor device, piezoelectric element and actuator |
| JP2009117851A (en) * | 2000-06-21 | 2009-05-28 | Seiko Epson Corp | Ceramic film, manufacturing method thereof, semiconductor device, piezoelectric element and actuator |
| JP2009107345A (en) * | 2000-06-21 | 2009-05-21 | Seiko Epson Corp | Ceramic film, manufacturing method thereof, semiconductor device, piezoelectric element and actuator |
| EP1777203A1 (en) * | 2001-06-13 | 2007-04-25 | Seiko Epson Corporation | Ceramic film and method of manufacturing the same, ferroelectric capacitor, semiconductor device, and other element |
| US7205056B2 (en) | 2001-06-13 | 2007-04-17 | Seiko Epson Corporation | Ceramic film and method of manufacturing the same, ferroelectric capacitor, semiconductor device, and other element |
| EP1411028A4 (en) * | 2001-06-13 | 2005-12-14 | Seiko Epson Corp | CERAMIC FILM AND PRODUCTION METHOD AND FERROELECTRIC CAPACITOR, SEMICONDUCTOR DEVICE AND OTHER ELEMENTS |
| JP2003002645A (en) * | 2001-06-13 | 2003-01-08 | Seiko Epson Corp | Raw material liquid for ceramics |
| EP1431988A4 (en) * | 2001-08-28 | 2008-10-22 | Tdk Corp | COMPOSITION USING THIN FILM CAPACITOR ELEMENT, HIGH PERMITTIVITY INSULATING FILM, THIN FILM CAPACITOR ELEMENT, AND THIN FILM MULTILAYER CAPACITOR |
| WO2004077562A1 (en) * | 2003-02-26 | 2004-09-10 | Tdk Corporation | Multilayer unit containing electrode layer and dielectric layer |
| WO2004077566A1 (en) * | 2003-02-27 | 2004-09-10 | Tdk Corporation | High dielectric constant insulating film, thin-film capacitive element, thin-film multilayer capacitor, and method for manufacturing thin-film capacitive element |
| JPWO2004077566A1 (en) * | 2003-02-27 | 2006-06-08 | Tdk株式会社 | High dielectric constant insulating film, thin film capacitor, thin film multilayer capacitor, and method of manufacturing thin film capacitor |
| US7312514B2 (en) | 2003-02-27 | 2007-12-25 | Tdk Corporation | High-permittivity insulation film, thin film capacity element, thin film multilayer capacitor, and production method of thin film capacity element |
| JP4561629B2 (en) * | 2003-02-27 | 2010-10-13 | Tdk株式会社 | Thin film multilayer capacitor |
| JP2013191271A (en) * | 2010-09-02 | 2013-09-26 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
| JPWO2013018155A1 (en) * | 2011-07-29 | 2015-02-23 | 株式会社ユーテック | Ferroelectric film and manufacturing method thereof |
| WO2015072095A1 (en) * | 2013-11-14 | 2015-05-21 | パナソニックIpマネジメント株式会社 | Infrared radiation detection element, infrared radiation detection device, and piezoelectric element |
| JP2015122528A (en) * | 2015-02-09 | 2015-07-02 | 株式会社ユーテック | Method for manufacturing ferroelectric film |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3133922B2 (en) | Ferroelectric thin film coated substrate, method of manufacturing the same, and capacitor structure element | |
| JP3113141B2 (en) | Ferroelectric crystal thin film coated substrate, method of manufacturing the same, and ferroelectric thin film device using ferroelectric crystal thin film coated substrate | |
| US5821005A (en) | Ferroelectrics thin-film coated substrate and manufacture method thereof and nonvolatile memory comprising a ferroelectrics thinfilm coated substrate | |
| JP3476932B2 (en) | Ferroelectric thin film, substrate coated with ferroelectric thin film, and method of manufacturing ferroelectric thin film | |
| JP3480624B2 (en) | Ferroelectric thin film coated substrate, method of manufacturing the same, and capacitor structure element | |
| CN100537479C (en) | Ceramic film and method of manufacturing the same, semiconductor device, and piezoelectric device | |
| US5625587A (en) | Rare earth manganate films made by metalorganic decomposition or metalorganic chemical vapor deposition for nonvolatile memory devices | |
| JPH10313097A (en) | Ferroelectric thin film, manufacturing method and device comprising ferroelectric thin film | |
| JP3891603B2 (en) | Ferroelectric thin film coated substrate, capacitor structure element, and method for manufacturing ferroelectric thin film coated substrate | |
| JPH10182291A (en) | Method for producing ferroelectric thin film, ferroelectric thin film-coated substrate, and capacitor | |
| JP2000169297A (en) | Method for producing oxide ferroelectric thin film, oxide ferroelectric thin film, and oxide ferroelectric thin film element | |
| JPH11186523A (en) | Insulator material, insulating film-coated substrate, method for producing the same, and use thereof | |
| JP3095944B2 (en) | Method for producing oxide crystal thin film and thin film element | |
| JPH1117126A (en) | Method of depositing ferroelectric film and ferroelectric capacitor element | |
| US6309896B1 (en) | Method of manufacturing a ferroelectric film | |
| JP3277097B2 (en) | Manufacturing method of ferroelectric thin film | |
| JPH10223847A (en) | Method of manufacturing ferroelectric thin film element, ferroelectric thin film element, and ferroelectric memory device | |
| JPH1012833A (en) | Substrate coated with ferroelectric film and use thereof | |
| Wang et al. | Electrical properties of Pt/SrBi2Ta2O9/Bi4Ti3O12/p-Si heterostructure prepared by sol-gel processing | |
| JPH1197630A (en) | Method of manufacturing ferroelectric thin film and ferroelectric memory element | |
| Tani et al. | Formation of c-Axis-Oriented B i 4 T i 3 O 12 Films with Extremely Flat Surface by Spin-Coating | |
| JPH10214945A (en) | Ferroelectric thin film coated substrate, capacitor structure element, and method of manufacturing ferroelectric thin film coated substrate | |
| JP2000067648A (en) | Method of forming ferroelectric film | |
| JPH06329497A (en) | Method for molding crystalline thin film | |
| JPH082919A (en) | Ferroelectric crystal thin film, ferroelectric thin film element having the ferroelectric crystal thin film, and method for manufacturing the ferroelectric crystal thin film |