JPH10210069A5 - - Google Patents

Info

Publication number
JPH10210069A5
JPH10210069A5 JP1997360773A JP36077397A JPH10210069A5 JP H10210069 A5 JPH10210069 A5 JP H10210069A5 JP 1997360773 A JP1997360773 A JP 1997360773A JP 36077397 A JP36077397 A JP 36077397A JP H10210069 A5 JPH10210069 A5 JP H10210069A5
Authority
JP
Japan
Prior art keywords
data
bus
network
buffers
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997360773A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10210069A (ja
Filing date
Publication date
Application filed filed Critical
Publication of JPH10210069A publication Critical patent/JPH10210069A/ja
Publication of JPH10210069A5 publication Critical patent/JPH10210069A5/ja
Pending legal-status Critical Current

Links

JP9360773A 1996-12-30 1997-12-26 異なるバス間にネットワーク・データを転送する多重バス構造とブリッジ・インターフェースとを備えたネットワーク・スイッチ Pending JPH10210069A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US77450196A 1996-12-30 1996-12-30
US774501 1996-12-30

Publications (2)

Publication Number Publication Date
JPH10210069A JPH10210069A (ja) 1998-08-07
JPH10210069A5 true JPH10210069A5 (2) 2005-07-28

Family

ID=25101446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9360773A Pending JPH10210069A (ja) 1996-12-30 1997-12-26 異なるバス間にネットワーク・データを転送する多重バス構造とブリッジ・インターフェースとを備えたネットワーク・スイッチ

Country Status (1)

Country Link
JP (1) JPH10210069A (2)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009139489A1 (ja) 2008-05-16 2009-11-19 日本電気株式会社 Pciエクスプレススイッチ、pciエクスプレスシステム、及びネットワーク制御方法
CN109238480B (zh) * 2018-10-19 2024-02-23 中国科学技术大学 一种多光子符合计数方法及装置

Similar Documents

Publication Publication Date Title
US4744078A (en) Multiple path multiplexed host to network data communication system
JPH1065740A5 (2)
US4752924A (en) Ring packet switch
US6549966B1 (en) Data routing device and system
MXPA03006207A (es) Sistema digital de banda de base.
US20110188504A1 (en) Smart routing between peers in a point-to-point link based system
US8675681B2 (en) Communication within an integrated circuit including an array of interconnected programmable logic elements
WO2001024479A3 (en) A multi link layer to single physical layer interface in a node of a data communication system
US20070189299A1 (en) Receiving data from virtual channels
EP1014649A3 (en) Method and system of data transfer control
KR100569750B1 (ko) 재구성가능 프로세서를 위한 방법 및 장치
JP2005512194A5 (2)
US20040019704A1 (en) Multiple processor integrated circuit having configurable packet-based interfaces
CA2325091A1 (en) Bus switch and bus switch system
JP4154124B2 (ja) 並列プロセッサシステム
JP3989376B2 (ja) 通信システム
JPH10210069A5 (2)
JP2005505855A5 (2)
US6809547B2 (en) Multi-function interface and applications thereof
US5898692A (en) Scalable bandwidth digital data switch
EP1271331B1 (en) Method for enabling a communication between processes and processing system using the same method
JP2005521936A (ja) Vliwプロセッサ
US6820167B2 (en) Configurable crossbar and related methods
US7038487B2 (en) Multi-function interface
US20050027891A1 (en) Integrated circuit with a scalable high-bandwidth architecture