JPH10275090A - Duplexing system for basic processor - Google Patents

Duplexing system for basic processor

Info

Publication number
JPH10275090A
JPH10275090A JP9095331A JP9533197A JPH10275090A JP H10275090 A JPH10275090 A JP H10275090A JP 9095331 A JP9095331 A JP 9095331A JP 9533197 A JP9533197 A JP 9533197A JP H10275090 A JPH10275090 A JP H10275090A
Authority
JP
Japan
Prior art keywords
basic processing
standby
active
processing device
basic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9095331A
Other languages
Japanese (ja)
Other versions
JP3085239B2 (en
Inventor
Yuichi Morozumi
裕一 両角
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP09095331A priority Critical patent/JP3085239B2/en
Publication of JPH10275090A publication Critical patent/JPH10275090A/en
Application granted granted Critical
Publication of JP3085239B2 publication Critical patent/JP3085239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)

Abstract

PROBLEM TO BE SOLVED: To support the duplexing of basic processors by means of only a single standby basic processor in a system where plural basic processors are used in parallel to each other by switching the system so as to make (N-1) pieces of working basic processors excluding the faulty one and also the standby basic processors operate as the working processors respectively. SOLUTION: In a normal state, the working basic processors 1 to 4 access the external storages 11 to 14 in the systems A, B, c and D with a basic processor 5 kept standing by. If a monitoring device 21 detects a failure of the processor 2, the device 21 gives the system switching instructions to the processors 4 and 5. Thus, the processor 4 discontinues its access so far given to the storage 14 via the system D and instead accesses the storage 13 via a system (c), and the processor 5 accesses the storage 14 via a system (d). As a result, the processors 1, 2, 4 and 5 access the storages 11 to 14 via the systems A, B, (c) and (d) as the working basic processors respectively.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、基本処理装置の二
重化方法に関し、特に基本処理装置が複数の並列配置さ
れたシステム構成等に用いて好適とされる、基本処理装
置の二重化方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for duplicating a basic processing device, and more particularly to a method for duplicating a basic processing device which is suitable for use in a system configuration in which a plurality of basic processing devices are arranged in parallel.

【0002】[0002]

【従来の技術】従来、この種の基本処理装置(Basi
c Processor Unit)の二重化方法は、
デュプレックス構成をとることにより基本処理装置の信
頼性を高めている。例えば、外部記憶装置に接続した基
本処理装置を複数並列配置してなるシステムにおいて、
基本処理装置に障害が発生すると、当該障害が発生した
基本処理装置に接続した外部記憶装置にアクセスするこ
とができなくなる。
2. Description of the Related Art Conventionally, this type of basic processing apparatus (Basi
c Processor Unit)
The reliability of the basic processing unit is enhanced by adopting a duplex configuration. For example, in a system in which a plurality of basic processing devices connected to an external storage device are arranged in parallel,
When a failure occurs in the basic processing device, it becomes impossible to access an external storage device connected to the basic processing device in which the failure has occurred.

【0003】このような問題を防ぐための二重化方式と
して、現用系基本処理装置一台に対して待機系(予備
系)基本処理装置一台を備える二重化方式をとる構成が
用いられるが、この他にも、例えば特開昭63−108
437号公報には、現用系基本処理装置(現用系ホス
ト)2台と、待機系基本処理装置(待機系ホスト)1台
の構成が開示されている。なお上記特開昭63−108
437号公報には、現用系ホスト、待機系ホストが系間
障害通知プロセッサに接続され、系間障害通知プロセッ
サに障害が発生した場合でも、現用系ホストがダウンし
た時に速やかに待機系のバックアップができるようにし
たホットスタンバイシステムの障害報告方式が提案され
ている。
As a redundant system for preventing such a problem, a redundant system in which one standby system (standby system) basic processor is provided for one active system basic processor is used. Also, for example, Japanese Patent Application Laid-Open No. 63-108
No. 437 discloses a configuration of two active basic processing devices (active host) and one standby basic processing device (standby host). Note that the above-mentioned JP-A-63-108
No. 437 discloses that an active host and a standby host are connected to an inter-system failure notification processor, and even when a failure occurs in the inter-system failure notification processor, a backup of the standby system is immediately performed when the active host is down. There has been proposed a failure reporting method for a hot standby system that can be used.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、上記従
来方式においては、現用系基本処理装置が複数台並列で
使用するシステムでは、これに応じて待機系基本処理装
置も複数台必要になり、この結果、システム構成が大規
模となってしまう、という問題点を有している。
However, in the above-described conventional system, in a system in which a plurality of active basic processing units are used in parallel, a plurality of standby basic processing units are required correspondingly. However, there is a problem that the system configuration becomes large.

【0005】その理由は、現用系1台に対して待機系が
1台、もしくは現用系が2台に対して待機系が1台必要
なシステム構成されていることによる。
[0005] The reason is that there is a system configuration that requires one standby system for one active system or one standby system for two active systems.

【0006】したがって、本発明は、上記問題点に鑑み
てなされたものであって、その目的は、基本処理装置を
複数並列で使用するシステムにおいて、待機系基本処理
装置が1台のみで二重化をサポート可能とした方式を提
供することにある。
Accordingly, the present invention has been made in view of the above problems, and an object of the present invention is to provide a system in which a plurality of basic processing devices are used in parallel, in which only one standby system basic processing device is used. The purpose is to provide a method that can be supported.

【0007】[0007]

【課題を解決するための手段】前記目的を達成する本発
明の基本処理装置の二重化方式は、複数(N台)の現用
系基本処理装置に対して1台の待機系基本処理装置を備
え、前記現用系基本処理装置に障害発生時、該障害が発
生した現用系基本処理装置を除くN−1台及び前記待機
系基本処理装置が現用系として作動するように系の切替
を行う、ことを特徴とする。
According to the present invention, there is provided a duplex system for a basic processing apparatus according to the present invention, wherein one (1) standby system basic processing apparatus is provided for a plurality (N) of active system basic processing apparatuses. When a failure occurs in the active basic processing device, system switching is performed so that the N-1 units and the standby basic processing device except the active basic processing device in which the failure has occurred operate as the active system. Features.

【0008】このように構成されてなる本発明によれ
ば、複数台(3台以上でも可)並列配置された基本処理
装置の二重化を、1台の待機系の基本処理装置でサポー
トする。
According to the present invention having such a configuration, the duplication of a plurality (three or more) of basic processing devices arranged in parallel is supported by one standby basic processing device.

【0009】[0009]

【発明の実施の形態】本発明の実施の形態について以下
に説明する。本発明は、その好ましい実施の形態におい
て、複数(N台、図1では4台)の現用系基本処理装置
(図1の1〜4)に対して1台の待機系基本処理装置
(図1の5)を備え、例えば現用系基本処理装置に障害
発生時、該障害が発生した現用系基本処理装置(図2の
3)を除くN−1台の現用系基本処理装置(図12の
1、2、4)及び待機系基本処理装置(図2の5)が現
用系として作動するように外部記憶装置へアクセするス
系の切換えを行う。より具体的には、クロスコール(交
差呼出)機能を有する外部記憶装置を利用し、障害発生
後は、外部記憶装置にアクセスする系を切り替えるシシ
ステム構成をとる。
Embodiments of the present invention will be described below. In a preferred embodiment of the present invention, one standby basic processing device (FIG. 1) is provided for a plurality (N, four in FIG. 1) of active system basic processing devices (1 to 4 in FIG. 1). 5), for example, when a failure occurs in the active basic processing unit, N-1 active basic processing units (1 in FIG. 12) except for the active basic processing unit (3 in FIG. 2) in which the failure has occurred. 2, 4) and the standby system basic processing device (5 in FIG. 2) are switched to access the external storage device so as to operate as the active system. More specifically, an external storage device having a cross-call (cross-call) function is used, and after a failure occurs, a system configuration for switching a system to access the external storage device is adopted.

【0010】そして、障害が発生した現用系基本処理装
置は障害復旧時には待機系基本処理装置としてスタンバ
イ状態に設定される。
The active basic processing device in which a failure has occurred is set to a standby state as a standby basic processing device when the failure is recovered.

【0011】本発明の実施の形態においては、複数台並
列の基本処理装置の二重化をする場合に、1台の待機系
の基本処理装置で二重化をサポートすることができ、こ
のため、システム構成を増大を抑止することができる。
In the embodiment of the present invention, when a plurality of parallel basic processing devices are duplicated, one standby basic processing device can support the duplication. The increase can be suppressed.

【0012】[0012]

【実施例】上記した本発明の実施の形態について更に詳
細に説明すべく、本発明の実施例を図面を参照して以下
に説明する。以下では基本処理装置5台を並列に構成さ
れるシステムを例に説明するが、本発明において、基本
処理装置の台数は5台に限定されるものでないことは勿
論である。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram showing an embodiment of the present invention; Hereinafter, a system in which five basic processing devices are configured in parallel will be described as an example, but the number of basic processing devices is not limited to five in the present invention.

【0013】図1は、本発明の一実施例のシステム構成
を示す図である。図1を参照すると、本実施例におい
て、外部記憶装置11〜14はクロスコール機能を有し
ている。基本処理装置1は、系Aで外部記憶装置11に
接続している。基本処理装置2は、系aで外部記憶装置
11に、系Bで外部記憶装置12に接続している。
FIG. 1 is a diagram showing a system configuration of an embodiment of the present invention. Referring to FIG. 1, in this embodiment, the external storage devices 11 to 14 have a cross-call function. The basic processing device 1 is connected to the external storage device 11 by the system A. The basic processing device 2 is connected to the external storage device 11 by the system a and to the external storage device 12 by the system B.

【0014】同様にして、基本処理装置3は系b、系C
でそれぞれ外部記憶装置12、13に接続し、基本処理
装置4は系Cc、系Dでそれぞれ外部記憶装置13、1
4に接続し、基本処理装置5は系dで外部記憶装置14
に接続している。
Similarly, the basic processing unit 3 includes the system b and the system C
Are connected to the external storage devices 12 and 13, respectively, and the basic processing device 4 is connected to the external storage devices 13, 1
4 and the basic processing unit 5 is connected to the external storage device 14 by the system d.
Connected to

【0015】監視装置21は、基本処理装置1〜5と接
続し、各基本処理装置1〜5及び外部記憶装置11〜1
4との系に障害が発生しているかを監視し、障害を検出
すると系切り替えの必要な基本処理装置に対して切り替
え指示を送出する。
The monitoring device 21 is connected to the basic processing devices 1 to 5, and the basic processing devices 1 to 5 and the external storage devices 11 to 1 are connected.
The system monitors whether or not a failure has occurred in the system 4 and, when the failure is detected, sends a switching instruction to the basic processing device that requires system switching.

【0016】次に、本発明の実施例の動作について詳細
に説明する。
Next, the operation of the embodiment of the present invention will be described in detail.

【0017】図1を参照すると、正常状態では、現用系
として基本処理装置1〜4が系A、B、C、Dで外部記
憶装置11〜14にアクセスしている。また基本処理装
置5は待機系としてスタンバイしている。
Referring to FIG. 1, in a normal state, the basic processing devices 1 to 4 are accessing the external storage devices 11 to 14 as systems A, B, C, and D as active systems. The basic processing device 5 is on standby as a standby system.

【0018】図2は、本発明の実施例の動作を説明する
ための図であり、故障状態のシステム構成の一例を示す
図である。図2を参照すると、監視装置21が基本処理
装置3の故障を検出した場合、監視装置21は、基本処
理装置4、5に対して系の切り替え指示を出す。
FIG. 2 is a diagram for explaining the operation of the embodiment of the present invention, and is a diagram showing an example of a system configuration in a failure state. Referring to FIG. 2, when the monitoring device 21 detects a failure in the basic processing device 3, the monitoring device 21 issues a system switching instruction to the basic processing devices 4 and 5.

【0019】基本処理装置4は、今までの系Dからの外
部記憶装置14へのアクセスを中止し、系cで外部記憶
装置13にアクセスする。基本処理装置5は系dで外部
記憶装置14にアクセスする。
The basic processing unit 4 stops the access from the system D to the external storage device 14 and accesses the external storage device 13 by the system c. The basic processing device 5 accesses the external storage device 14 through the system d.

【0020】この結果、現用系として基本処理装置1、
2、4、5がそれぞれ系A、B、c、dで外部記憶装置
11〜14にアクセスする。
As a result, the basic processing device 1,
2, 4, and 5 access the external storage devices 11 to 14 through the systems A, B, c, and d, respectively.

【0021】基本処理装置3が障害から復旧した場合に
は、基本処理装置1、2、4、5が現用系として動作
し、今度は基本処理装置3が待機系としてスタンバイ状
態となる。
When the basic processing unit 3 recovers from the failure, the basic processing units 1, 2, 4, and 5 operate as the active system, and the basic processing unit 3 is set in the standby state as the standby system.

【0022】次に、本発明の実施例の作用効果について
説明する。本発明の実施例では、外部記憶装置のクロス
コール機能を利用し、系を切り替えることにより、4台
の基本処理装置の二重化を待機系基本処理装置1台だけ
でサポートできるため、従来方式と較べてシステム構成
を小規模にすることができる。
Next, the operation and effect of the embodiment of the present invention will be described. In the embodiment of the present invention, by using the cross-call function of the external storage device and switching the systems, the redundancy of four basic processing devices can be supported by only one standby basic processing device. Thus, the system configuration can be reduced in size.

【0023】[0023]

【発明の効果】以上説明したように、本発明によれば、
基本処理装置の二重化システム構成を小規模にできると
いう、効果を奏する。
As described above, according to the present invention,
There is an effect that the duplex system configuration of the basic processing device can be reduced in scale.

【0024】その理由は、本発明においては、クロスコ
ール機能を有する外部記憶装置を使用し、障害時に系を
切り替えることにより、並列型の複数台の現用系基本処
理装置を1台の待機系基本処理装置のみで二重化機能を
支援することができる、ためである。
The reason is that the present invention uses an external storage device having a cross-call function and switches the system in the event of a failure, thereby connecting a plurality of parallel-type active system basic processing units to one standby system basic processing unit. This is because the duplication function can be supported only by the processing device.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示すシステム構成を示す図
である。
FIG. 1 is a diagram showing a system configuration showing one embodiment of the present invention.

【図2】本発明の一実施例の動作を説明するための図で
あり、故障状態のシステム構成の一例を示す図である。
FIG. 2 is a diagram for explaining the operation of one embodiment of the present invention, and is a diagram illustrating an example of a system configuration in a failure state.

【符号の説明】[Explanation of symbols]

1、2、3、4、5 基本処理装置 11、12、13、14 外部記憶装置 21 監視装置 A 基本処理装置1と外部記憶装置11の系 B 基本処理装置2と外部記憶装置12の系 C 基本処理装置3と外部記憶装置13の系 D 基本処理装置4と外部記憶装置14の系 a 基本処理装置2と外部記憶装置11の系 b 基本処理装置3と外部記憶装置12の系 c 基本処理装置4と外部記憶装置13の系 d 基本処理装置5と外部記憶装置14の系 1, 2, 3, 4, 5 Basic processing unit 11, 12, 13, 14 External storage device 21 Monitoring device A System of basic processing device 1 and external storage device B System of basic processing device 2 and external storage device C System of the basic processing device 3 and the external storage device 13 D System of the basic processing device 4 and the external storage device 14 a System of the basic processing device 2 and the external storage device 11 b System of the basic processing device 3 and the external storage device 12 c Basic processing The system of the device 4 and the external storage device 13 d The system of the basic processing device 5 and the external storage device 14

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】複数(N台)の現用系基本処理装置に対し
て1台の待機系基本処理装置を備え、 前記現用系基本処理装置に障害発生時、該障害が発生し
た現用系基本処理装置を除くN−1台及び前記待機系基
本処理装置が現用系として作動するように系の切換えを
行う、ことを特徴とする基本処理装置の二重化方式。
A plurality of (N) active basic processing units each provided with one standby basic processing unit; and when a failure occurs in the active basic processing unit, the active basic processing unit in which the failure has occurred is provided. The system is switched so that the N-1 units excluding the devices and the standby basic processing device operate as an active system.
【請求項2】基本処理装置を複数並列で使用するシステ
ムにおいて、 並設された複数(N台)の現用系基本処理装置と1台の
待機系基本処理装置を備え、 複数台(N台)の外部記憶装置が第1、第2の系のうち
選択された系により前記複数の現用系基本処理装置、及
び前記待機系基本処理装置に接続可能とされ、 監視手段が前記現用系基本処理装置の一つに障害検出
時、前記外部記憶装置に対する系を必要に応じて切り換
えることにより、該障害が発生した現用系基本処理装置
を除くN−1台及び前記待機系基本処理装置が現用系と
して作動するように切換える、ことを特徴とする基本処
理装置の二重化方式。
2. A system in which a plurality of basic processing devices are used in parallel, comprising a plurality (N) of active basic processing devices and one standby basic processing device arranged in parallel. Can be connected to the plurality of active system basic processing devices and the standby system basic processing device by a system selected from the first and second systems, and a monitoring means is provided for the active system basic processing device. When a failure is detected, the system for the external storage device is switched as needed, so that N-1 units and the standby basic processing device other than the active basic processing device in which the failure has occurred become the active system. A duplex system for a basic processing unit, which is switched to operate.
【請求項3】前記障害が発生した現用系基本処理装置
が、障害から復旧した時には、待機系基本処理装置とし
てスタンバイ状態に設定される、ことを特徴とする請求
項2記載の基本処理装置の二重化方式。
3. The basic processing device according to claim 2, wherein the active basic processing device in which the failure has occurred is set to a standby state as a standby basic processing device when the failure is recovered from the failure. Redundant system.
JP09095331A 1997-03-28 1997-03-28 Redundant system of basic processing unit Expired - Fee Related JP3085239B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP09095331A JP3085239B2 (en) 1997-03-28 1997-03-28 Redundant system of basic processing unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP09095331A JP3085239B2 (en) 1997-03-28 1997-03-28 Redundant system of basic processing unit

Publications (2)

Publication Number Publication Date
JPH10275090A true JPH10275090A (en) 1998-10-13
JP3085239B2 JP3085239B2 (en) 2000-09-04

Family

ID=14134748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP09095331A Expired - Fee Related JP3085239B2 (en) 1997-03-28 1997-03-28 Redundant system of basic processing unit

Country Status (1)

Country Link
JP (1) JP3085239B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6654769B2 (en) 2000-08-01 2003-11-25 Hitachi, Ltd. File system for creating switched logical I/O paths for fault recovery
KR20200068599A (en) * 2018-12-05 2020-06-15 아즈빌주식회사 Facility monitoring system and communication method in facility monitoring system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60211548A (en) * 1984-04-06 1985-10-23 Nippon Telegr & Teleph Corp <Ntt> Switching control circuit
JPS63108437A (en) * 1986-10-25 1988-05-13 Nec Corp Trouble reporting system in hot standby system
JPH01279332A (en) * 1988-05-02 1989-11-09 Nec Corp Control system for triplex system
JPH04369735A (en) * 1991-06-19 1992-12-22 Toshiba Corp Backup system for computer system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60211548A (en) * 1984-04-06 1985-10-23 Nippon Telegr & Teleph Corp <Ntt> Switching control circuit
JPS63108437A (en) * 1986-10-25 1988-05-13 Nec Corp Trouble reporting system in hot standby system
JPH01279332A (en) * 1988-05-02 1989-11-09 Nec Corp Control system for triplex system
JPH04369735A (en) * 1991-06-19 1992-12-22 Toshiba Corp Backup system for computer system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6654769B2 (en) 2000-08-01 2003-11-25 Hitachi, Ltd. File system for creating switched logical I/O paths for fault recovery
US7130868B2 (en) 2000-08-01 2006-10-31 Hitachi, Ltd. File system for creating switched logical I/O paths for fault recovery
KR20200068599A (en) * 2018-12-05 2020-06-15 아즈빌주식회사 Facility monitoring system and communication method in facility monitoring system

Also Published As

Publication number Publication date
JP3085239B2 (en) 2000-09-04

Similar Documents

Publication Publication Date Title
JP2008107896A (en) Physical resource control management system, physical resource control management method and physical resource control management program
JP4655718B2 (en) Computer system and control method thereof
JP3085239B2 (en) Redundant system of basic processing unit
JP3621634B2 (en) Redundant configuration switching system
JP2001344125A (en) Dual node system
JPH0588926A (en) Automatic switching circuit for monitor and control system
JPH0934852A (en) Cluster system
JP5532687B2 (en) Information processing system, failure handling mechanism of information processing system, and failure handling method of information processing system
JPH07134636A (en) Disk array device
JP3363579B2 (en) Monitoring device and monitoring system
JP3107104B2 (en) Standby redundancy method
JPH09293011A (en) File exclusive control processor and its fault restoring system
JPH05165798A (en) System controlling system for two-series system
JPH08314843A (en) Computer system
JPH03111962A (en) Multiprocessor system
JPH02171845A (en) Bus system
JPH1049395A (en) Fault recovery system for exclusive control processing system
JP2001045016A (en) Communication control processing system and method for housing channel of communication controller
JPS60251443A (en) Backup device of programmable controller
JP2002259154A (en) Fault tolerant computer system
JPH01156852A (en) Interleave control system
JPH0481937A (en) Multiprocessor backup method
JPS62190536A (en) Redundant constitution control system
JPH07120296B2 (en) Error control method in hot standby system
JPS62296264A (en) Control system for structure of data processing system

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20000606

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070707

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080707

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090707

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100707

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110707

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees