JPH1098342A - Gain adjustment circuit and frequency conversion circuit - Google Patents
Gain adjustment circuit and frequency conversion circuitInfo
- Publication number
- JPH1098342A JPH1098342A JP8252596A JP25259696A JPH1098342A JP H1098342 A JPH1098342 A JP H1098342A JP 8252596 A JP8252596 A JP 8252596A JP 25259696 A JP25259696 A JP 25259696A JP H1098342 A JPH1098342 A JP H1098342A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- frequency signal
- gain
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Control Of Amplification And Gain Control (AREA)
Abstract
(57)【要約】
【課題】 利得調整回路で温度補償機能を合わせ持ち、
温度補償機能において広い温度範囲で利得線形性を実現
することを目的とする。
【解決手段】 制御電圧に応じた損失量を設定し、高周
波入力信号の利得を減衰させて出力する電圧可変減衰器
11と、一定温度下で所定の固定減衰量に対して温度変
化時の利得補償量を前記固定減衰量に加算し加算減衰量
に相当した前記制御電圧を抵抗を介して前記電圧可変減
衰器に出力するバイアス電圧設定回路12より構成され
る。
(57) [Summary] [Problem] To have a temperature compensation function in a gain adjustment circuit,
An object of the present invention is to realize gain linearity in a wide temperature range in a temperature compensation function. SOLUTION: A variable voltage attenuator 11 which sets a loss amount according to a control voltage, attenuates a gain of a high frequency input signal and outputs the attenuated gain, and a gain at the time of temperature change with respect to a predetermined fixed attenuation amount at a constant temperature. The bias voltage setting circuit 12 adds a compensation amount to the fixed attenuation amount and outputs the control voltage corresponding to the added attenuation amount to the variable voltage attenuator via a resistor.
Description
【0001】[0001]
【発明の属する技術分野】本発明は移動体通信をはじめ
とする通信分野で利用される高周波回路用の利得調整回
路及び周波数変換回路に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a gain adjustment circuit and a frequency conversion circuit for a high-frequency circuit used in the field of communications such as mobile communications.
【0002】[0002]
【従来の技術】従来の利得調整回路は、温度補償機能を
有するものあるいは有さないものが有った。その中で、
温度補償機能を有さないものに関しては、それに付随す
る個々のアンプにおいて温度補償を行っていたので、温
度補償用素子であるサーミスタを数個使用しなければい
けなかった。また、温度補償機能を合わせ持った利得調
整回路においても、低温から高温に至る広い温度範囲で
トータル±1.5〜2.0dB以下の補償利得の線形性
を有するに過ぎなかった。2. Description of the Related Art Some conventional gain adjustment circuits have or do not have a temperature compensation function. inside that,
In the case of a device having no temperature compensation function, temperature compensation was performed in individual amplifiers attached to the device, so that several thermistors as temperature compensation elements had to be used. Further, even a gain adjustment circuit having a temperature compensation function has only a compensation gain linearity of ± 1.5 to 2.0 dB or less in a wide temperature range from a low temperature to a high temperature.
【0003】[0003]
【発明が解決しようとする課題】以上のような要因によ
り、温度補償機能を有さない利得調整回路においては利
得調整回路以外での回路規模が大きくなるといった問題
点を、一方、温度補償機能を有する利得調整回路におい
ては±1.5〜2.0dB以上の補償利得の線形性を保
証することが困難であるといった問題点を有していた。Due to the above factors, the gain adjustment circuit having no temperature compensation function has a problem that the circuit scale other than the gain adjustment circuit becomes large. The gain adjustment circuit has a problem that it is difficult to guarantee the linearity of the compensation gain of ± 1.5 to 2.0 dB or more.
【0004】本発明は上記問題点に鑑み、広い温度範囲
での利得線形性を保証し得る温度補償機能を有する利得
調整回路及び周波数変換回路を提供することを目的とす
る。[0004] In view of the above problems, an object of the present invention is to provide a gain adjustment circuit and a frequency conversion circuit having a temperature compensation function capable of guaranteeing gain linearity over a wide temperature range.
【0005】[0005]
【課題を解決するための手段】上記目的を達成するため
に、本発明の利得調整回路は、制御電圧に応じた損失量
を設定し、高周波入力信号の利得を減衰させて出力する
電圧可変減衰器と、一定温度下で所定の固定減衰量に対
して温度変化時の利得補償量を前記固定減衰量に加算し
加算減衰量に相当する制御電圧を抵抗を介して電圧可変
減衰器に出力するバイアス電圧設定回路とを備えたもの
である。この発明によれば、利得調整回路で温度補償機
能を合わせ持ち、温度補償機能において広い温度範囲で
利得線形性を実現することが可能となる。In order to achieve the above object, a gain adjusting circuit according to the present invention sets a loss amount according to a control voltage, attenuates the gain of a high frequency input signal, and outputs the variable variable attenuation. And a gain compensation amount at the time of a temperature change with respect to a predetermined fixed attenuation amount at a constant temperature is added to the fixed attenuation amount, and a control voltage corresponding to the added attenuation amount is output to a voltage variable attenuator via a resistor. And a bias voltage setting circuit. According to the present invention, the gain adjustment circuit has a temperature compensation function, and the temperature compensation function can realize gain linearity over a wide temperature range.
【0006】[0006]
【発明の実施の形態】本発明の請求項1に記載の発明
は、制御電圧に応じた損失量を設定し、高周波入力信号
の利得を減衰させて出力する電圧可変減衰器と、一定温
度下で所定の固定減衰量に対して温度変化時の利得補償
量を前記固定減衰量に加算し、その加算減衰量に相当す
る前記制御電圧を抵抗を介して前記電圧可変減衰器に出
力するバイアス電圧設定回路から構成される利得調整回
路であり、利得調整機能と温度補償機能の2つの機能を
同時に動作するという作用を有する。DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention according to claim 1 of the present invention provides a voltage variable attenuator for setting a loss amount according to a control voltage, attenuating the gain of a high-frequency input signal, and outputting the attenuated gain, A bias voltage for adding a gain compensation amount at the time of temperature change to a predetermined fixed attenuation amount to the fixed attenuation amount, and outputting the control voltage corresponding to the added attenuation amount to the voltage variable attenuator via a resistor. This is a gain adjustment circuit composed of a setting circuit, and has the function of simultaneously operating two functions of a gain adjustment function and a temperature compensation function.
【0007】請求項2に記載の発明は、電圧可変減衰器
を信号伝送路方向に2つの抵抗を直列接続し、2つの抵
抗の接続点とグランド間にダイオードを接続するように
構成した請求項1記載の利得調整回路であり、請求項1
記載の発明と同様の作用を有する。According to a second aspect of the present invention, the variable voltage attenuator is configured such that two resistors are connected in series in a signal transmission line direction, and a diode is connected between a connection point of the two resistors and ground. 2. The gain adjustment circuit according to claim 1, wherein
It has the same effect as the described invention.
【0008】請求項3記載の発明は、バイアス電圧設定
回路を電源とグランド間に可変抵抗と固定抵抗を直列に
サーミスタを前記固定抵抗に並列に接続し、前記接続点
より制御電圧を出力するように構成した請求項1記載の
利得調整回路であり、請求項1または請求項2記載の発
明と同様の作用を有する。According to a third aspect of the present invention, a bias voltage setting circuit includes a variable resistor and a fixed resistor connected in series between a power supply and a ground, a thermistor connected in parallel to the fixed resistor, and a control voltage output from the connection point. The gain adjustment circuit according to the first aspect has the same operation as the first or second aspect of the invention.
【0009】請求項4記載の発明は、バイアス電圧設定
回路を、固定抵抗に対してn(n≧2)個のサーミスタ
を並列接続するように構成した請求項3記載の利得調整
回路であり、同一の固定抵抗値を有するサーミスタを実
現する際に個々のサーミスタの比抵抗値を大きくするこ
とで抵抗変化率を高くし、広い温度補償範囲において補
償利得の線形性を保持する作用を有する。The invention according to claim 4 is the gain adjustment circuit according to claim 3, wherein the bias voltage setting circuit is configured so that n (n ≧ 2) thermistors are connected in parallel to the fixed resistor. When realizing thermistors having the same fixed resistance value, the specific resistance value of each thermistor is increased to increase the rate of resistance change, thereby maintaining the linearity of the compensation gain in a wide temperature compensation range.
【0010】請求項5記載の発明は、低周波信号を入力
し増幅する低周波信号回路と、低周波信号回路出力を局
発発振器より出力される局発信号により周波数変換して
高周波信号を出力する乗算回路と、高周波信号を入力し
不要信号成分を除去し増幅して周波数変換した信号を出
力する回路であって、低周波信号回路内に請求項1記載
の利得調整回路を配置させるように構成した周波数変換
回路であり、乗算回路前後のf0<f1の周波数関係を
有する周波数f0の低周波信号と周波数f1の高周波信
号とにおいて周波数の低い回路系に利得調整回路を配置
することで、広い可変減衰域を確保する作用を有する。According to a fifth aspect of the present invention, there is provided a low-frequency signal circuit for inputting and amplifying a low-frequency signal, and a high-frequency signal output by converting the output of the low-frequency signal circuit by a local signal output from a local oscillator. And a circuit for inputting a high-frequency signal, removing unnecessary signal components, amplifying the signal, and outputting a frequency-converted signal, wherein the gain adjustment circuit according to claim 1 is disposed in the low-frequency signal circuit. This is a frequency conversion circuit having a wide frequency range by arranging a gain adjustment circuit in a low-frequency circuit system between a low-frequency signal of frequency f0 and a high-frequency signal of frequency f1 having a frequency relationship of f0 <f1 before and after the multiplication circuit. It has the effect of ensuring a variable attenuation range.
【0011】請求項6記載の発明は、高周波信号を入力
し不要信号成分を除去し増幅する高周波信号回路と、高
周波信号回路出力を局発発振器より出力される局発信号
により周波数変換して低周波信号を出力する乗算回路
と、低周波信号を増幅して周波数変換した信号を出力す
る回路であって、低周波信号回路内に請求項1記載の利
得調整回路を有する周波数変換回路であって、乗算回路
前後のf0<f1の周波数関係を有する周波数f0の低
周波信号と周波数f1の高周波信号とにおいて周波数の
低い回路系に利得調整回路を配置することで、請求項5
記載の発明と同様の作用を有する。According to a sixth aspect of the present invention, there is provided a high-frequency signal circuit for inputting a high-frequency signal and removing and amplifying an unnecessary signal component, and a low-frequency signal output from the high-frequency signal circuit is frequency-converted by a local signal output from a local oscillator. A frequency conversion circuit comprising: a multiplication circuit that outputs a frequency signal; and a circuit that amplifies a low-frequency signal and outputs a frequency-converted signal, wherein the low-frequency signal circuit includes the gain adjustment circuit according to claim 1. The gain adjustment circuit is arranged in a circuit system having a low frequency between a low-frequency signal of frequency f0 and a high-frequency signal of frequency f1 having a frequency relationship of f0 <f1 before and after the multiplication circuit.
It has the same effect as the described invention.
【0012】請求項7記載の発明は、第1の制御電圧に
応じた損失量を設定し、高周波入力信号の利得を減衰さ
せて出力する第1の電圧可変減衰器と、一定温度下で所
定の第1の固定減衰量に対して温度変化時の利得補償量
を第1の固定減衰量に加算し、その加算減衰量に相当す
る第1の制御電圧を第1の抵抗を介して第1の電圧可変
減衰器に出力する第1のバイアス電圧設定回路と、第2
の制御電圧に応じた損失量を設定し第1の電圧可変減衰
器の出力信号の利得を減衰させて出力する第2の電圧可
変減衰器と、一定温度下で所定の第2の固定減衰量に対
して温度変化時の第1の電圧可変減衰器での利得補償量
に対して小さい利得補償量を第2の固定減衰量に加算
し、その加算減衰量に相当する第2の制御電圧を第2の
抵抗を介して第2の電圧可変減衰器に出力する第2のバ
イアス電圧設定回路とを有する利得調整回路であり、広
い温度範囲に対して補償特性の線形性を保持し得る第1
の電圧可変減衰器での最大補償可能な補償量に対して、
不足する補償量を利得調整回路内に設定することで、請
求項1ないし請求項6記載の発明と同様の作用を有す
る。According to a seventh aspect of the present invention, there is provided a first variable voltage attenuator for setting a loss amount according to a first control voltage, attenuating the gain of a high-frequency input signal, and outputting the attenuated gain, The gain compensation amount at the time of temperature change is added to the first fixed attenuation amount to the first fixed attenuation amount, and a first control voltage corresponding to the added attenuation amount is applied to the first fixed attenuation amount via the first resistor. A first bias voltage setting circuit for outputting to the voltage variable attenuator of
A variable voltage attenuator for attenuating the gain of the output signal of the first variable voltage attenuator and outputting the same, and a second predetermined fixed attenuation under a constant temperature. , A gain compensation amount smaller than the gain compensation amount in the first variable voltage attenuator at the time of temperature change is added to the second fixed attenuation amount, and a second control voltage corresponding to the added attenuation amount is added. A second bias voltage setting circuit for outputting to the second variable voltage attenuator via the second resistor, and a first bias voltage setting circuit for maintaining the linearity of the compensation characteristic over a wide temperature range.
For the maximum compensable amount of voltage variable attenuator of
By setting the insufficient amount of compensation in the gain adjustment circuit, the same operation as the first to sixth aspects of the invention can be obtained.
【0013】請求項8記載の発明は、第1あるいは第2
の電圧可変減衰器を信号伝送路方向に2つの抵抗を直列
に接続点とグランド間にダイオードを接続するように構
成した請求項7記載の利得調整回路であり、請求項7記
載の発明と同様の作用を有する。The invention according to claim 8 is the first or second invention.
The variable gain attenuator according to claim 7, wherein a diode is connected between a connection point and the ground in series with two resistors in the signal transmission path direction, similar to the invention according to claim 7. Has the action of
【0014】請求項9記載の発明は、第1のバイアス電
圧設定回路は、電源とグランド間に可変抵抗と固定抵抗
を直列に、サーミスタを固定抵抗と並列に接続し、前記
可変抵抗とサーミスタあるいは固定抵抗との接続点より
制御電圧を出力するように構成した請求項7記載の利得
調整回路であって、請求項7記載の発明と同様の作用を
有する。According to a ninth aspect of the present invention, in the first bias voltage setting circuit, a variable resistor and a fixed resistor are connected in series between a power supply and a ground, and a thermistor is connected in parallel with the fixed resistor. A gain adjustment circuit according to claim 7, wherein the control voltage is output from a connection point with the fixed resistor, and has the same operation as the invention according to claim 7.
【0015】請求項10記載の発明は、第2のバイアス
電圧設定回路を、電源とグランド間に可変抵抗とサーミ
スタと固定抵抗を直列接続し、固定抵抗とサーミスタと
の合成電圧降下分を制御電圧として出力するように構成
した利得調整回路であって、請求項7記載の発明と同様
の作用を有する。According to a tenth aspect of the present invention, the second bias voltage setting circuit includes a variable resistor, a thermistor, and a fixed resistor connected in series between a power supply and a ground, and controls a combined voltage drop of the fixed resistor and the thermistor with a control voltage. This is a gain adjustment circuit configured to output as a signal, and has the same operation as the invention according to claim 7.
【0016】請求項11記載の発明は、低周波信号を入
力し増幅する低周波信号回路と、前記低周波信号回路出
力を局発発振器より出力される局発信号により周波数変
換して高周波信号を出力する乗算回路と、前記高周波信
号を入力し不要信号成分を除去し増幅して周波数変換し
た信号を出力する回路であって、前記低周波信号回路内
に請求項7記載の利得調整回路を配置させるように構成
した周波数変換回路であり、前記請求項5記載の発明と
同様の作用を有する。According to an eleventh aspect of the present invention, there is provided a low-frequency signal circuit for inputting and amplifying a low-frequency signal, and converting the output of the low-frequency signal circuit by a local signal output from a local oscillator to convert a high-frequency signal. 8. A multiplication circuit for outputting, and a circuit for receiving the high-frequency signal, removing unnecessary signal components, amplifying and outputting a frequency-converted signal, wherein the gain adjustment circuit according to claim 7 is arranged in the low-frequency signal circuit. This is a frequency conversion circuit configured to perform the same operation as that of the fifth aspect of the present invention.
【0017】請求項12記載の発明は、高周波信号を入
力し不要信号成分を除去し増幅する高周波信号回路と、
高周波信号回路出力を局発発振器より出力される局発信
号により周波数変換して低周波信号を出力する乗算回路
と、低周波信号を増幅して周波数変換した信号を出力す
る回路であって、低周波信号回路内に請求項7記載の利
得調整回路を有する周波数変換回路であって、前記請求
項6記載の発明と同様の作用を有する。According to a twelfth aspect of the present invention, there is provided a high-frequency signal circuit for inputting a high-frequency signal and removing and amplifying an unnecessary signal component;
A multiplication circuit for converting the output of the high-frequency signal circuit with a local signal output from a local oscillator to output a low-frequency signal, and a circuit for amplifying the low-frequency signal and outputting a frequency-converted signal; A frequency conversion circuit having a gain adjustment circuit according to claim 7 in a frequency signal circuit, and has the same operation as the invention according to claim 6.
【0018】以下、本発明の実施の形態について、図1
から図12を用いて説明する。 (実施の形態1)図1は、本発明の実施の形態1におけ
る利得調整回路を示す。図1において、制御電圧に応じ
た損失量を設定し、高周波入力信号101の利得を減衰
させて出力する電圧可変減衰器11と、一定温度下で所
定の固定減衰量に対して温度変化時の利得補償量を固定
減衰量に加算し、その加算減衰量に相当した制御電圧を
抵抗102を介して前記電圧可変減衰器11に出力する
バイアス電圧設定回路12とにより構成される。ここ
で、前記電圧可変減衰器11は、図2に示すような高周
波信号伝送路方向に直列接続した2つの抵抗104,1
05の接続点とグランド間にダイオード106を、ダイ
オード106のカソードがグランドにアノードが前記接
続点に接続するように接続した構成を有するT型利得減
衰器を用いることが可能である。なお、前記ダイオード
106のカソードを信号入力側に、アノードを信号出力
側になるように接続し、かつ制御電圧入力部とダイオー
ド106のアノード間及びグランドとダイオードのカソ
ード間に固定抵抗を夫々接続する構成を有するπ型利得
減衰器を電圧可変減衰器11として用いることも可能で
あるが、T型利得減衰器を用いた方が制御電圧に対する
減衰量の広い線形特性を得ることが可能である。また、
前記バイアス電圧設定回路12には、図3に示すように
電源とグランド間に可変抵抗108と固定抵抗107を
直列接続し、サーミスタ109を可変抵抗108と固定
抵抗107の接続点とグランド間に固定抵抗107に対
し並列接続した構成を有するものを用いることが可能で
ある。なお、ボルテージフォロアをバイアス電圧設定回
路12として用いることも可能であるが、図3に示す可
変抵抗と固定抵抗とを用いた回路構成により小型化が可
能となる。FIG. 1 shows an embodiment of the present invention.
This will be described with reference to FIG. (Embodiment 1) FIG. 1 shows a gain adjustment circuit according to Embodiment 1 of the present invention. In FIG. 1, a voltage variable attenuator 11 that sets a loss amount according to a control voltage, attenuates the gain of a high-frequency input signal 101 and outputs the attenuated gain, A bias voltage setting circuit 12 adds a gain compensation amount to the fixed attenuation amount and outputs a control voltage corresponding to the added attenuation amount to the voltage variable attenuator 11 via a resistor 102. Here, the variable voltage attenuator 11 includes two resistors 104, 1 connected in series in the direction of the high-frequency signal transmission line as shown in FIG.
It is possible to use a T-type gain attenuator having a configuration in which the diode 106 is connected between the connection point 05 and the ground, and the cathode of the diode 106 is connected to the ground and the anode is connected to the connection point. The cathode of the diode 106 is connected to the signal input side, the anode is connected to the signal output side, and a fixed resistor is connected between the control voltage input unit and the anode of the diode 106 and between the ground and the cathode of the diode. Although it is possible to use a π-type gain attenuator having the configuration as the variable voltage attenuator 11, a T-type gain attenuator can obtain a linear characteristic with a large attenuation with respect to the control voltage. Also,
In the bias voltage setting circuit 12, as shown in FIG. 3, a variable resistor 108 and a fixed resistor 107 are connected in series between a power supply and a ground, and a thermistor 109 is fixed between a connection point of the variable resistor 108 and the fixed resistor 107 and the ground. It is possible to use a resistor having a configuration connected in parallel to the resistor 107. Although a voltage follower can be used as the bias voltage setting circuit 12, the size can be reduced by the circuit configuration using the variable resistor and the fixed resistor shown in FIG.
【0019】次に、図9に利得調整回路でのダイオード
の抵抗値の温度特性の測定結果と、図9に示した特性を
有する利得調整回路を用いて測定した25℃を基準とし
た場合の温度変化時の利得偏差を図10に示す。図10
から明らかなようにダイオードのゼロ負荷抵抗値Rsを
小さくするに従って温度変化に対する利得偏差の勾配が
大きくなる。しかし、サーミスタと抵抗の温度関係は、 R=R0exp[B(1/T−1/T0)]・・・・・・(1) ここで、R0は温度T0[°K]の抵抗値、Rは温度T
[°K]の抵抗値、Bはサーミスタ定数[°K]であ
り、サーミスタ定数Bはサーミスタの温度依存性を示
す。Next, FIG. 9 shows the measurement results of the temperature characteristics of the resistance value of the diode in the gain adjustment circuit and the case where 25 ° C. measured using the gain adjustment circuit having the characteristics shown in FIG. FIG. 10 shows the gain deviation when the temperature changes. FIG.
As is clear from FIG. 5, the slope of the gain deviation with respect to the temperature change increases as the zero load resistance value Rs of the diode decreases. However, the temperature relationship between the thermistor and the resistor is as follows: R = R0 exp [B (1 / T-1 / T0)] (1) where R0 is the resistance value at the temperature T0 [° K], and R Is the temperature T
The resistance value [° K], B, is a thermistor constant [° K], and the thermistor constant B indicates the temperature dependence of the thermistor.
【0020】また、抵抗体の温度係数αは、 α=−B/T2・・・・・・(2) の関係があり、温度変化率はBとTにより決定される。The temperature coefficient α of the resistor has the following relationship: α = −B / T 2 (2), and the temperature change rate is determined by B and T.
【0021】さらに、図11に利得調整回路のダイオー
ド順方向電圧と利得の関係の一例と、図12に温度と補
償利得の関係を示す。図12中、各温度と補償利得に対
してダイオードの順方向電圧VFと順方向電流IFが決定
される。ここで、IFは式(3)で表す関係を有する。FIG. 11 shows an example of the relationship between the diode forward voltage and the gain of the gain adjustment circuit, and FIG. 12 shows the relationship between the temperature and the compensation gain. In FIG. 12, the forward voltage VF and the forward current IF of the diode are determined for each temperature and compensation gain. Here, IF has a relationship represented by equation (3).
【0022】 IF=IS[exp(qVF/(kT))−1]・・・・・・(3) ここで、ISは逆方向飽和電流、q/(kT)≒39
(I/V)(T=300°K)である。IF = IS [exp (qVF / (kT)) − 1] (3) where IS is the reverse saturation current, and q / (kT) ≒ 39.
(I / V) (T = 300 ° K).
【0023】よって、図3のバイアス電圧設定回路から
出力される制御電圧を各温度下で必要とされる補償利得
とダイオードの順方向電圧とを式(1)と式(2)と式
(3)を満足するように設定することで精度の高い温度
補償を実現することが可能となる。Accordingly, the control voltage output from the bias voltage setting circuit shown in FIG. 3 is obtained by calculating the compensation gain and the forward voltage of the diode required at each temperature by the equations (1), (2) and (3). ) Is set so as to satisfy, it is possible to realize highly accurate temperature compensation.
【0024】(実施の形態2)図4は、本発明の実施の
形態2における利得調整回路で用いるバイアス電圧設定
回路を示す。図4において、実施の形態1のバイアス電
圧設定回路の一例として図3に示したバイアス電圧設定
回路において、固定抵抗107に対してn(n≧2)個
のサーミスタ110−1,110−2,……,110−
nが並列接続するように構成したものである。(Embodiment 2) FIG. 4 shows a bias voltage setting circuit used in a gain adjustment circuit according to Embodiment 2 of the present invention. 4, in the bias voltage setting circuit shown in FIG. 3 as an example of the bias voltage setting circuit according to the first embodiment, n (n ≧ 2) thermistors 110-1, 110-2,. ............ 110-
n are connected in parallel.
【0025】先の実施の形態1で示した図9及び図10
に、図3に示すサーミスタ109のゼロ負荷抵抗値が、
10kΩ、4.3kΩ、3.3kΩの場合の特性をそれ
ぞれA,B,Cに表した。図9中で負荷抵抗値が3.3
kΩの場合である特性Cにおいて高温時に利得偏差がリ
ニアに変化せず飽和状態となってしまうことから、正確
な温度補償を実現できないという問題が発生する。これ
は、比抵抗が小さくなるに従ってサーミスタ定数Bが小
さくなり、温度に対する変化率が小さくなるためであ
る。これに対して、本実施の形態のように式(1)及び
式(2)及び式(3)の関係を満足する条件下でn個の
サーミスタの定数を1個の場合に対してより小さい比抵
抗値とすることにより、図9あるいは図10中Dで示す
ような特性を実現し、温度補償範囲の改善を可能とする
ことができる。ここで、n個のサーミスタ110−1,
110−2,……,110−nは同特性のものに限ら
ず、異なった特性のものであっても良い。9 and 10 shown in the first embodiment.
In addition, the zero load resistance value of the thermistor 109 shown in FIG.
The characteristics in the case of 10 kΩ, 4.3 kΩ, and 3.3 kΩ are represented by A, B, and C, respectively. In FIG. 9, the load resistance value is 3.3.
In the characteristic C, which is the case of kΩ, the gain deviation does not change linearly at a high temperature and becomes saturated, so that there arises a problem that accurate temperature compensation cannot be realized. This is because the thermistor constant B decreases as the specific resistance decreases, and the rate of change with respect to temperature decreases. On the other hand, the constant of n thermistors is smaller than that of a single thermistor under the condition satisfying the relations of the equations (1), (2) and (3) as in the present embodiment. By using the specific resistance value, characteristics as shown by D in FIG. 9 or FIG. 10 can be realized, and the temperature compensation range can be improved. Here, n thermistors 110-1,
, 110-n are not limited to those having the same characteristics, and may have different characteristics.
【0026】(実施の形態3)図5は、本発明の実施の
形態3における周波数変換回路を示す。図5において、
低周波信号112を入力し増幅する低周波信号回路13
と、低周波信号回路出力113を局発発振器115より
出力される局発信号118により周波数変換して高周波
信号116を出力する乗算回路114と、高周波信号1
16を入力し不要信号成分を除去し増幅して周波数変換
した信号117を出力する高周波信号回路14より構成
される。ここで、実施の形態1または実施の形態2の利
得調整回路を低周波信号回路13内に配置することによ
り、高周波信号回路14内に配置した場合より広い利得
可変範囲の実現を可能とする。(Embodiment 3) FIG. 5 shows a frequency conversion circuit according to Embodiment 3 of the present invention. In FIG.
Low frequency signal circuit 13 for inputting and amplifying low frequency signal 112
A multiplication circuit 114 that converts the low-frequency signal circuit output 113 with a local oscillation signal 118 output from a local oscillation oscillator 115 and outputs a high-frequency signal 116;
A high-frequency signal circuit 14 receives the signal 16, removes unnecessary signal components, amplifies the signal, and outputs a signal 117 whose frequency has been converted. Here, by arranging the gain adjustment circuit of the first or second embodiment in the low-frequency signal circuit 13, it is possible to realize a wider variable gain range than when the gain adjustment circuit is arranged in the high-frequency signal circuit 14.
【0027】(実施の形態4)図6は、本発明の実施の
形態4における周波数変換回路を示す。図6において、
高周波信号119を入力し不要信号成分を除去し増幅す
る高周波信号回路15と、高周波信号回路出力120を
局発発振器122より出力される局発信号123により
周波数変換して低周波信号124を出力する乗算回路1
21と、低周波信号124を増幅して周波数変換した信
号125を出力する低周波信号回路16より構成され
る。ここで、実施の形態1または実施の形態2の利得調
整回路を低周波信号回路16内に配置することにより、
実施の形態3と同様に高周波信号回路15内に配置した
場合より広い利得可変範囲の実現を可能とする。(Embodiment 4) FIG. 6 shows a frequency conversion circuit according to Embodiment 4 of the present invention. In FIG.
A high-frequency signal circuit 15 that receives a high-frequency signal 119 and removes and amplifies unnecessary signal components, and a high-frequency signal circuit output 120 is frequency-converted by a local signal 123 output from a local oscillator 122 to output a low-frequency signal 124. Multiplication circuit 1
21 and a low-frequency signal circuit 16 that amplifies the low-frequency signal 124 and outputs a frequency-converted signal 125. Here, by disposing the gain adjustment circuit of the first embodiment or the second embodiment in the low-frequency signal circuit 16,
As in the third embodiment, it is possible to realize a wider variable gain range than when the antenna is arranged in the high-frequency signal circuit 15.
【0028】(実施の形態5)図7は、本発明の実施の
形態5における利得調整回路を示す。図7において、第
1の制御電圧に応じた損失量を設定し、高周波入力信号
128の利得を減衰させて出力する第1の電圧可変減衰
器17と、一定温度下で所定の第1の固定減衰量に対し
て温度変化時の利得補償量を第1の固定減衰量に加算
し、その加算減衰量に相当する第1の制御電圧を第1の
抵抗126を介して第1の電圧可変減衰器17に出力す
る第1のバイアス電圧設定回路18と、第2の制御電圧
に応じた損失量を設定し第1の電圧可変減衰器17の出
力信号129の利得を減衰させて信号130を出力する
第2の電圧可変減衰器19と、一定温度下で所定の第2
の固定減衰量に対して温度変化時の第1のバイアス電圧
設定回路18での利得補償量に対して小さい利得補償量
を第2の固定減衰量に加算し、その加算減衰量に相当す
る第2の制御電圧を第2の抵抗127を介して第2の電
圧可変減衰器19に出力する第2のバイアス電圧設定回
路20より構成される。ここで、第1及び第2の電圧可
変減衰器17,19として図2に示すような高周波信号
伝送路方向に直列接続した2つの抵抗104,105の
接続点とグランド間にダイオード106を、ダイオード
106のカソードがグランドにアノードが前記接続点に
接続するように接続した構成を有するT型利得減衰器を
用いることが可能である。また、第1のバイアス電圧設
定回路18として図2に示すような高周波信号伝送路方
向に2つの抵抗104,105を直列に接続し、その接
続点とグランド間にダイオード106を、ダイオード1
06のカソードがグランドにアノードが前記接続点に接
続するように接続した構成を有するもの、あるいは、図
4に示すような固定抵抗107に対してn(n≧2)個
のサーミスタ110が並列接続するように構成したもの
を用いることが可能である。さらに、第2のバイアス電
圧設定回路20として図8に示すような電源とグランド
間に可変抵抗131とサーミスタ132と固定抵抗13
3を直列接続し、可変抵抗131とサーミスタ132の
接続点より制御電圧を出力するようにした構成を有する
ものを用いることが可能である。なお、サーミスタ13
2と固定抵抗133の接続関係を逆にしても同様の効果
を得ることができる。実施の形態は、実施の形態1と実
施の形態2より得られる作用を同時に得ることで各々の
実施の形態で得られる効果を上回る効果を得ることが可
能である。(Embodiment 5) FIG. 7 shows a gain adjustment circuit according to Embodiment 5 of the present invention. In FIG. 7, a first variable voltage attenuator 17 that sets a loss amount according to a first control voltage, attenuates the gain of a high-frequency input signal 128, and outputs the attenuated gain, and a predetermined first fixed attenuator at a constant temperature. The gain compensation amount at the time of temperature change is added to the first fixed attenuation amount with respect to the attenuation amount, and the first control voltage corresponding to the added attenuation amount is applied to the first voltage variable attenuation via the first resistor 126. A first bias voltage setting circuit 18 for outputting to the amplifier 17 and a loss amount corresponding to the second control voltage to attenuate the gain of the output signal 129 of the first variable voltage attenuator 17 to output the signal 130. A second variable voltage attenuator 19 that performs a predetermined second
The gain compensation amount smaller than the gain compensation amount in the first bias voltage setting circuit 18 when the temperature changes with respect to the fixed attenuation amount is added to the second fixed attenuation amount. The second bias voltage setting circuit 20 outputs the second control voltage to the second variable attenuator 19 via the second resistor 127. Here, as the first and second voltage variable attenuators 17 and 19, a diode 106 is connected between the connection point of two resistors 104 and 105 connected in series in the direction of the high-frequency signal transmission path as shown in FIG. It is possible to use a T-type gain attenuator having a configuration in which the cathode of 106 is connected to the ground and the anode is connected to the connection point. As the first bias voltage setting circuit 18, two resistors 104 and 105 are connected in series in the direction of the high-frequency signal transmission line as shown in FIG. 2, and a diode 106 is connected between the connection point and the ground.
06 has a configuration in which the cathode is connected to the ground and the anode is connected to the connection point, or n (n ≧ 2) thermistors 110 are connected in parallel to the fixed resistor 107 as shown in FIG. It is possible to use what was constituted so that it might do. Further, as the second bias voltage setting circuit 20, a variable resistor 131, a thermistor 132 and a fixed resistor 13 are connected between a power supply and a ground as shown in FIG.
3 are connected in series and a control voltage is output from a connection point between the variable resistor 131 and the thermistor 132. The thermistor 13
The same effect can be obtained even if the connection relationship between 2 and the fixed resistor 133 is reversed. In the embodiment, it is possible to obtain an effect exceeding the effect obtained in each embodiment by simultaneously obtaining the functions obtained from the first embodiment and the second embodiment.
【0029】[0029]
【発明の効果】以上のように本発明によれば、利得調整
機能と温度補償機能の両方の機能を有すると共にサーミ
スタの線形特性の補償を行うことにより、広い温度範囲
において利得偏差を最小とする温度補償特性を実現する
有利な効果が得られる。As described above, according to the present invention, both the gain adjustment function and the temperature compensation function are provided, and the linear characteristic of the thermistor is compensated to minimize the gain deviation in a wide temperature range. An advantageous effect of realizing the temperature compensation characteristic can be obtained.
【図1】本発明の実施の形態1における利得調整回路の
ブロック図FIG. 1 is a block diagram of a gain adjustment circuit according to a first embodiment of the present invention.
【図2】同利得調整回路で用いる電圧可変減衰器の一例
を示す回路図FIG. 2 is a circuit diagram showing an example of a variable voltage attenuator used in the gain adjustment circuit.
【図3】同利得調整回路で用いるバイアス電圧設定回路
の一例を示す回路図FIG. 3 is a circuit diagram showing an example of a bias voltage setting circuit used in the gain adjustment circuit.
【図4】本発明の実施の形態2における利得調整回路で
用いるバイアス電圧設定回路の一例を示す回路図FIG. 4 is a circuit diagram showing an example of a bias voltage setting circuit used in a gain adjustment circuit according to a second embodiment of the present invention.
【図5】本発明の実施の形態3における周波数変換回路
のブロック図FIG. 5 is a block diagram of a frequency conversion circuit according to a third embodiment of the present invention.
【図6】本発明の実施の形態4における周波数変換回路
のブロック図FIG. 6 is a block diagram of a frequency conversion circuit according to a fourth embodiment of the present invention.
【図7】本発明の実施の形態5における利得調整回路の
ブロック図FIG. 7 is a block diagram of a gain adjustment circuit according to a fifth embodiment of the present invention.
【図8】同利得調整回路で用いるバイアス電圧設定回路
の一例を示す回路図FIG. 8 is a circuit diagram showing an example of a bias voltage setting circuit used in the gain adjustment circuit.
【図9】本発明の実施の形態2の利得調整回路のサーミ
スタと従来の利得調整回路で用いるサーミスタの温度特
性比較図FIG. 9 is a temperature characteristic comparison diagram between the thermistor of the gain adjustment circuit according to the second embodiment of the present invention and a thermistor used in a conventional gain adjustment circuit.
【図10】本発明の実施の形態2の利得調整回路と従来
利得調整回路での温度特性比較図FIG. 10 is a temperature characteristic comparison diagram between the gain adjustment circuit according to the second embodiment of the present invention and a conventional gain adjustment circuit.
【図11】本発明の実施の形態1及び実施の形態2及び
実施の形態5の利得調整回路の特性図FIG. 11 is a characteristic diagram of the gain adjustment circuit according to the first, second, and fifth embodiments of the present invention.
【図12】本発明の実施の形態1及び実施の形態2及び
実施の形態5の利得調整回路の特性図FIG. 12 is a characteristic diagram of the gain adjustment circuit according to the first, second, and fifth embodiments of the present invention.
11 電圧可変減衰器 12 バイアス電圧設定回路 13 低周波信号回路 14 高周波信号回路 15 高周波信号回路 16 低周波信号回路 17 第1の電圧可変減衰器 18 第1のバイアス電圧設定回路 19 第2の電圧可変減衰器 20 第2のバイアス電圧設定回路 101 高周波入力信号 102 固定抵抗 103 高周波信号 104 固定抵抗 105 固定抵抗 106 ダイオード 107 固定抵抗 108 可変抵抗 109 サーミスタ 110 サーミスタ 112 低周波信号 113 低周波信号 114 乗算回路 115 局発発振器 116 高周波信号 117 高周波信号 118 局発信号 119 高周波信号 120 高周波信号 121 乗算回路 122 局発発振器 123 局発信号 124 低周波信号 125 低周波信号 126 固定抵抗 127 固定抵抗 128 高周波信号 129 高周波信号 130 高周波信号 131 可変抵抗 132 サーミスタ 133 固定抵抗 Reference Signs List 11 voltage variable attenuator 12 bias voltage setting circuit 13 low frequency signal circuit 14 high frequency signal circuit 15 high frequency signal circuit 16 low frequency signal circuit 17 first voltage variable attenuator 18 first bias voltage setting circuit 19 second voltage variable Attenuator 20 second bias voltage setting circuit 101 high-frequency input signal 102 fixed resistance 103 high-frequency signal 104 fixed resistance 105 fixed resistance 106 diode 107 fixed resistance 108 variable resistance 109 thermistor 110 thermistor 112 low-frequency signal 113 low-frequency signal 114 multiplication circuit 115 Local oscillator 116 High frequency signal 117 High frequency signal 118 Local signal 119 High frequency signal 120 High frequency signal 121 Multiplying circuit 122 Local oscillator 123 Local signal 124 Low frequency signal 125 Low frequency signal 126 Fixed resistor 127 Fixed resistor 128 high-frequency signal 129 frequency signal 130 frequency signal 131 the variable resistor 132 thermistor 133 fixed resistor
Claims (12)
波入力信号の利得を減衰させて出力する電圧可変減衰器
と、一定温度下で所定の固定減衰量に対して温度変化時
の利得補償量を前記固定減衰量に加算し、その加算減衰
量に相当した前記制御電圧を抵抗を介して前記電圧可変
減衰器に出力するバイアス電圧設定回路を有することを
特徴とする利得調整回路。1. A variable voltage attenuator for setting a loss amount according to a control voltage, attenuating the gain of a high-frequency input signal and outputting the attenuated gain, and a gain at a temperature change with respect to a predetermined fixed attenuation amount at a constant temperature. A gain adjustment circuit comprising: a bias voltage setting circuit that adds a compensation amount to the fixed attenuation amount and outputs the control voltage corresponding to the added attenuation amount to the variable voltage attenuator via a resistor.
方向に直列接続した2つの抵抗の接続点とグランド間に
ダイオードを接続した構成を有することを特徴とする請
求項1記載の利得調整回路。2. The gain adjustment circuit according to claim 1, wherein the variable voltage attenuator has a configuration in which a diode is connected between a connection point of two resistors connected in series in a direction of a high-frequency signal transmission line and a ground. .
ランド間に直列接続された可変抵抗と固定抵抗に対し、
前記可変抵抗と固定抵抗の接続点とグランド間に前記固
定抵抗と並列接続したサーミスタを有し、前記接続点よ
り制御電圧を出力する構成としたことを特徴とする請求
項1記載の利得調整回路。3. The bias voltage setting circuit according to claim 1, wherein a variable resistor and a fixed resistor are connected in series between a power supply and a ground.
2. The gain adjustment circuit according to claim 1, further comprising a thermistor connected in parallel with the fixed resistor between a connection point between the variable resistor and the fixed resistor and a ground, and outputting a control voltage from the connection point. .
してn(n≧2)個のサーミスタが並列接続されたこと
を特徴とする請求項3記載の利得調整回路。4. The gain adjustment circuit according to claim 3, wherein the bias voltage setting circuit has n (n ≧ 2) thermistors connected in parallel to the fixed resistor.
回路と、前記低周波信号回路出力を局発発振器より出力
される局発信号により周波数変換して高周波信号を出力
する乗算回路と、前記高周波信号を入力し不要信号成分
を除去し増幅して周波数変換した信号を出力する回路で
あって、前記低周波信号回路内に前記請求項1記載の利
得調整回路を有する周波数変換回路。5. A low-frequency signal circuit for inputting and amplifying a low-frequency signal, a multiplying circuit for converting the output of the low-frequency signal circuit by a local signal output from a local oscillator and outputting a high-frequency signal, 2. A frequency conversion circuit that receives the high-frequency signal, removes unnecessary signal components, amplifies the signal, and outputs a frequency-converted signal, wherein the low-frequency signal circuit includes the gain adjustment circuit according to claim 1.
し増幅する高周波信号回路と、前記高周波信号回路出力
を局発発振器より出力される局発信号により周波数変換
して低周波信号を出力する乗算回路と、前記低周波信号
を増幅して周波数変換した信号を出力する回路であっ
て、前記低周波信号回路内に前記請求項1記載の利得調
整回路を有する周波数変換回路。6. A high-frequency signal circuit for inputting a high-frequency signal and removing and amplifying an unnecessary signal component, and a low-frequency signal output by converting the output of the high-frequency signal circuit by a local signal output from a local oscillator. A frequency conversion circuit, comprising: a multiplication circuit; and a circuit for amplifying the low-frequency signal and outputting a frequency-converted signal, wherein the low-frequency signal circuit includes the gain adjustment circuit according to claim 1.
し、高周波入力信号の利得を減衰させて出力する第1の
電圧可変減衰器と、一定温度下で所定の第1の固定減衰
量に対して温度変化時の利得補償量を前記第1の固定減
衰量に加算し、その加算減衰量に相当する前記第1の制
御電圧を第1の抵抗を介して前記第1の電圧可変減衰器
に出力する第1のバイアス電圧設定回路と、第2の制御
電圧に応じた損失量を設定し前記第1のバイアス電圧設
定回路出力信号の利得を減衰させて出力する第2の電圧
可変減衰器と、一定温度下で所定の第2の固定減衰量に
対して温度変化時の第1のバイアス電圧設定回路での前
記利得補償量に対して小さい利得補償量を前記第2の固
定減衰量に加算し、加算減衰量に相当する前記第2の制
御電圧を第2の抵抗を介して前記第2の電圧可変減衰器
に出力する第2のバイアス電圧設定回路とを有すること
を特徴とする利得調整回路。7. A first variable voltage attenuator for setting a loss amount according to a first control voltage, attenuating the gain of a high-frequency input signal and outputting the attenuated gain, and a predetermined first fixed attenuation at a constant temperature. A gain compensation amount at the time of a temperature change is added to the first fixed attenuation amount, and the first control voltage corresponding to the added attenuation amount is supplied to the first voltage variable via a first resistor. A first bias voltage setting circuit that outputs to the attenuator, and a second voltage variable that sets a loss amount according to the second control voltage and attenuates the gain of the output signal of the first bias voltage setting circuit and outputs the resulting signal. An attenuator, and a second fixed attenuation that reduces a gain compensation amount smaller than the gain compensation amount in the first bias voltage setting circuit when a temperature changes with respect to a predetermined second fixed attenuation amount at a constant temperature. The second control voltage corresponding to the added attenuation amount is added to a second resistor. A second bias voltage setting circuit for outputting to the second variable voltage attenuator via the second variable voltage attenuator.
送路方向に直列接続した2つの抵抗の接続点とグランド
間にダイオードを接続した構成を有することを特徴とす
る請求項7記載の利得調整回路。8. The variable voltage attenuator according to claim 7, wherein the first and second variable voltage attenuators have a configuration in which a diode is connected between a connection point of two resistors connected in series in a signal transmission line direction and ground. Gain adjustment circuit.
グランド間に直列接続された可変抵抗と固定抵抗に対
し、前記可変抵抗と固定抵抗の接続点とグランド間に固
定抵抗と並列接続したサーミスタを有し、前記接続点よ
り制御電圧を出力することを特徴とする請求項7記載の
利得調整回路。9. The first bias voltage setting circuit has a variable resistor and a fixed resistor connected in series between a power supply and a ground, and a fixed resistor connected in parallel between a connection point of the variable resistor and the fixed resistor and the ground. 8. The gain adjustment circuit according to claim 7, further comprising a thermistor, and outputting a control voltage from said connection point.
とグランド間に直列接続された可変抵抗とサーミスタと
固定抵抗を有し、前記固定抵抗と前記サーミスタとの合
成電圧降下分を制御電圧として出力することを特徴とす
る請求項7記載の利得調整回路。10. A second bias voltage setting circuit having a variable resistor, a thermistor, and a fixed resistor connected in series between a power supply and a ground, and using a combined voltage drop of the fixed resistor and the thermistor as a control voltage. 8. The gain adjusting circuit according to claim 7, wherein the signal is output.
号回路と、前記低周波信号回路出力を局発発振器より出
力される局発信号により周波数変換して高周波信号を出
力する乗算回路と、前記高周波信号を入力し不要信号成
分を除去し増幅して周波数変換した信号を出力する回路
であって、前記低周波信号回路内に前記請求項7記載の
利得調整回路を有する周波数変換回路。11. A low-frequency signal circuit for inputting and amplifying a low-frequency signal, a multiplying circuit for converting the output of the low-frequency signal circuit with a local signal output from a local oscillator and outputting a high-frequency signal, 8. A frequency conversion circuit that receives the high-frequency signal, removes unnecessary signal components, amplifies the signal, and outputs a frequency-converted signal, wherein the low-frequency signal circuit includes the gain adjustment circuit according to claim 7.
去し増幅する高周波信号回路と、前記高周波信号回路出
力を局発発振器より出力される局発信号により周波数変
換して低周波信号を出力する乗算回路と、前記低周波信
号を増幅して周波数変換した信号を出力する回路であっ
て、前記低周波信号回路内に前記請求項7記載の利得調
整回路を有する周波数変換回路。12. A high-frequency signal circuit which receives a high-frequency signal and removes and amplifies an unnecessary signal component, and outputs a low-frequency signal by converting the output of the high-frequency signal circuit by a local signal output from a local oscillator. A frequency conversion circuit comprising: a multiplication circuit; and a circuit that amplifies the low-frequency signal and outputs a frequency-converted signal, wherein the low-frequency signal circuit includes the gain adjustment circuit according to claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25259696A JP3915147B2 (en) | 1996-09-25 | 1996-09-25 | Gain adjustment circuit and frequency conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25259696A JP3915147B2 (en) | 1996-09-25 | 1996-09-25 | Gain adjustment circuit and frequency conversion circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH1098342A true JPH1098342A (en) | 1998-04-14 |
| JP3915147B2 JP3915147B2 (en) | 2007-05-16 |
Family
ID=17239577
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP25259696A Expired - Fee Related JP3915147B2 (en) | 1996-09-25 | 1996-09-25 | Gain adjustment circuit and frequency conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3915147B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013062462A (en) * | 2011-09-15 | 2013-04-04 | Mitsubishi Electric Lighting Corp | Constant current circuit and light-emitting diode driving constant current circuit |
| JP2016106418A (en) * | 2016-02-02 | 2016-06-16 | 三菱電機照明株式会社 | Constant current circuit and light-emitting diode driving constant current circuit |
| JP2017201719A (en) * | 2017-07-20 | 2017-11-09 | 三菱電機照明株式会社 | Constant current circuit and LED driving constant current circuit |
-
1996
- 1996-09-25 JP JP25259696A patent/JP3915147B2/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013062462A (en) * | 2011-09-15 | 2013-04-04 | Mitsubishi Electric Lighting Corp | Constant current circuit and light-emitting diode driving constant current circuit |
| JP2016106418A (en) * | 2016-02-02 | 2016-06-16 | 三菱電機照明株式会社 | Constant current circuit and light-emitting diode driving constant current circuit |
| JP2017201719A (en) * | 2017-07-20 | 2017-11-09 | 三菱電機照明株式会社 | Constant current circuit and LED driving constant current circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3915147B2 (en) | 2007-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0553300B1 (en) | Linear gain control amplifier | |
| JP3041805B2 (en) | Predistortion equalizer with resistive coupler and voltage divider | |
| KR0177051B1 (en) | Agc apparatus concurrently satisfying sufficient impedance matching characteristic and linear agc characteristic | |
| KR100811564B1 (en) | Cartesian loop transmitter and method of adjusting an output level of such transmitter | |
| EP0844732A1 (en) | Linearizer bridge circuit | |
| SE521355C2 (en) | Circuit for eliminating external interference signals in code sharing multiple access mobile phones | |
| JP3915147B2 (en) | Gain adjustment circuit and frequency conversion circuit | |
| JPH04332201A (en) | Microwave equalizer proper to usage for space | |
| US6734712B2 (en) | Logarithmic amplifier | |
| EP2016675B1 (en) | Cmos temperature compensated transmitter circuit with merged mixer and variable gain amplifier | |
| Jang | Voltage-controlled PIN diode attenuator with a temperature-compensation circuit | |
| JP2000196395A (en) | Temperature compensated attenuator and microwave device | |
| CN106932661B (en) | Measuring device with AM modulation function | |
| EP1432121A1 (en) | Temperature compensated amplifer circuit | |
| JPS646563B2 (en) | ||
| US3390349A (en) | Method and means for tuning klystron for optimum modulation linearity | |
| JPH0462489B2 (en) | ||
| JP2001223549A (en) | Gain control circuit and wireless communication device using the same | |
| JP2002353765A (en) | Variable attenuator | |
| JP2769563B2 (en) | Logarithmic amplifier | |
| JPS5875906A (en) | High frequency linear amplifier | |
| JPH1141034A (en) | Gain controlled high frequency amplifier | |
| JP2522432Y2 (en) | FM receiver | |
| CN114629457A (en) | Device and method for controlling frequency source and frequency source | |
| JPH1141053A (en) | Variable resistance circuit and variable attenuation circuit using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050608 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20050623 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060509 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060710 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070116 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070129 |
|
| LAPS | Cancellation because of no payment of annual fees |