JPH11233687A5 - - Google Patents

Info

Publication number
JPH11233687A5
JPH11233687A5 JP1998317047A JP31704798A JPH11233687A5 JP H11233687 A5 JPH11233687 A5 JP H11233687A5 JP 1998317047 A JP1998317047 A JP 1998317047A JP 31704798 A JP31704798 A JP 31704798A JP H11233687 A5 JPH11233687 A5 JP H11233687A5
Authority
JP
Japan
Prior art keywords
dimension
substrate
semiconductor die
outer periphery
outer edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998317047A
Other languages
English (en)
Other versions
JPH11233687A (ja
JP4343296B2 (ja
Filing date
Publication date
Priority claimed from US08/980,783 external-priority patent/US6064114A/en
Application filed filed Critical
Publication of JPH11233687A publication Critical patent/JPH11233687A/ja
Publication of JPH11233687A5 publication Critical patent/JPH11233687A5/ja
Application granted granted Critical
Publication of JP4343296B2 publication Critical patent/JP4343296B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【特許請求の範囲】
【請求項１】
表面及び、Ｘ×Ｙのディメンションを有した外縁を有する半導体ダイと、該半導体ダイの外縁ディメンションＸと外縁ディメンションＹとは互いに直交することと、互いに直交する外縁ディメンションＸ’及び外縁ディメンションＹ’を有する基板とを有し、前記基板の外縁ディメンションＸ’は対応する前記基板の外縁ディメンションＸよりも小さく、前記基板の外縁ディメンションＹ’は対応する前記基板の外縁ディメンションＹよりも小さい、半導体デバイスの製造方法であって、
複数の前記半導体ダイを有するウェハを設ける工程と、
前記半導体ダイのそれぞれの表面に複数の電気コンタクトを形成する工程と、
前記複数の基板のそれぞれが前記複数の半導体ダイのうちの対応する半導体ダイの前記複数の電気コンタクトに電気接続するように、前記複数の半導体ダイの上に複数の基板を載置する工程と、
前記複数の基板を載置した後で、前記複数の半導体ダイを個別化する工程とを備える、半導体デバイスの製造方法。
【請求項２】
前記それぞれの基板は１つの外縁を有し、前記複数の電気コンタクトは前記それぞれの基板の前記外縁の中に設けられる、請求項１に記載の半導体デバイスの製造方法。
【請求項３】
前記それぞれの基板と前記それぞれの半導体ダイとの間にアンダーフィル・封止層をデポジットする工程をさらに有する、請求項１に記載の半導体デバイスの製造方法。
【請求項４】
表面及び、Ｘ×Ｙのディメンションを有した外縁を有する半導体ダイ（１０）と、該半導体ダイの外縁ディメンションＸと外縁ディメンションＹとは互いに直交することと、
前記半導体ダイの表面の複数の電気コンタクト（２０）と、
前記半導体ダイの上に載置され、前記複数の電気コンタクトに電気接続される基板（５０）とを備え、前記基板は互いに直交する外縁ディメンションＸ’及び外縁ディメンションＹ’を有し、
(i) 前記基板の外縁ディメンションＸ’は前記半導体ダイの外縁ディメンションＸよりも小さいこと、又は
(ii) 前記基板の外縁ディメンションＹ’は前記半導体ダイの外縁ディメンションＹよりも小さいことの少なくとも１つを満たし、
前記基板は外縁を有し、かつ前記複数の電気コンタクトは前記基板の外縁の内部に設けられている、半導体ダイ。
JP31704798A 1997-12-01 1998-11-09 半導体デバイスの製造方法 Expired - Fee Related JP4343296B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/980,783 US6064114A (en) 1997-12-01 1997-12-01 Semiconductor device having a sub-chip-scale package structure and method for forming same
US980783 1997-12-01

Publications (3)

Publication Number Publication Date
JPH11233687A JPH11233687A (ja) 1999-08-27
JPH11233687A5 true JPH11233687A5 (ja) 2006-08-10
JP4343296B2 JP4343296B2 (ja) 2009-10-14

Family

ID=25527845

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31704798A Expired - Fee Related JP4343296B2 (ja) 1997-12-01 1998-11-09 半導体デバイスの製造方法

Country Status (6)

Country Link
US (2) US6064114A (ja)
JP (1) JP4343296B2 (ja)
KR (1) KR100572813B1 (ja)
CN (1) CN1147928C (ja)
MY (1) MY123187A (ja)
TW (1) TW423120B (ja)

Families Citing this family (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6127245A (en) * 1997-02-04 2000-10-03 Micron Technology, Inc. Grinding technique for integrated circuits
US6403882B1 (en) * 1997-06-30 2002-06-11 International Business Machines Corporation Protective cover plate for flip chip assembly backside
JP3065010B2 (ja) * 1997-12-26 2000-07-12 日本電気株式会社 半導体装置
JPH11312749A (ja) * 1998-02-25 1999-11-09 Fujitsu Ltd 半導体装置及びその製造方法及びリードフレームの製造方法
JP3610787B2 (ja) * 1998-03-24 2005-01-19 セイコーエプソン株式会社 半導体チップの実装構造体、液晶装置及び電子機器
JP3941262B2 (ja) * 1998-10-06 2007-07-04 株式会社日立製作所 熱硬化性樹脂材料およびその製造方法
US6266249B1 (en) * 1998-10-20 2001-07-24 Lsi Logic Corporation Semiconductor flip chip ball grid array package
US6429530B1 (en) * 1998-11-02 2002-08-06 International Business Machines Corporation Miniaturized chip scale ball grid array semiconductor package
US7169643B1 (en) * 1998-12-28 2007-01-30 Seiko Epson Corporation Semiconductor device, method of fabricating the same, circuit board, and electronic apparatus
US6707159B1 (en) * 1999-02-18 2004-03-16 Rohm Co., Ltd. Semiconductor chip and production process therefor
JP3423897B2 (ja) * 1999-04-01 2003-07-07 宮崎沖電気株式会社 半導体装置の製造方法
US6191483B1 (en) * 1999-05-06 2001-02-20 Philips Electronics North America Corporation Package structure for low cost and ultra thin chip scale package
US6528343B1 (en) * 1999-05-12 2003-03-04 Hitachi, Ltd. Semiconductor device its manufacturing method and electronic device
JP3494593B2 (ja) * 1999-06-29 2004-02-09 シャープ株式会社 半導体装置及び半導体装置用基板
JP2001358250A (ja) * 2000-06-12 2001-12-26 Nec Corp 半導体装置
US6518097B1 (en) * 2000-08-29 2003-02-11 Korea Advanced Institute Of Science And Technology Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive
US7271491B1 (en) 2000-08-31 2007-09-18 Micron Technology, Inc. Carrier for wafer-scale package and wafer-scale package including the carrier
GB0021596D0 (en) * 2000-09-02 2000-10-18 Vlsi Vision Ltd Mounting electronic components
US6630725B1 (en) 2000-10-06 2003-10-07 Motorola, Inc. Electronic component and method of manufacture
US6312974B1 (en) * 2000-10-26 2001-11-06 Industrial Technology Research Institute Simultaneous bumping/bonding process utilizing edge-type conductive pads and device fabricated
US6611055B1 (en) * 2000-11-15 2003-08-26 Skyworks Solutions, Inc. Leadless flip chip carrier design and structure
JP4549366B2 (ja) * 2000-12-15 2010-09-22 イビデン株式会社 多層プリント配線板
TW472372B (en) * 2001-01-17 2002-01-11 Siliconware Precision Industries Co Ltd Memory module with direct chip attach and the manufacturing process thereof
KR100364635B1 (ko) * 2001-02-09 2002-12-16 삼성전자 주식회사 칩-레벨에 형성된 칩 선택용 패드를 포함하는 칩-레벨3차원 멀티-칩 패키지 및 그 제조 방법
US6737295B2 (en) 2001-02-27 2004-05-18 Chippac, Inc. Chip scale package with flip chip interconnect
US7498196B2 (en) 2001-03-30 2009-03-03 Megica Corporation Structure and manufacturing method of chip scale package
US7115986B2 (en) * 2001-05-02 2006-10-03 Micron Technology, Inc. Flexible ball grid array chip scale packages
US6657133B1 (en) * 2001-05-15 2003-12-02 Xilinx, Inc. Ball grid array chip capacitor structure
KR20020091327A (ko) * 2001-05-31 2002-12-06 삼성전자 주식회사 측면 몸체부가 형성되어 있는 웨이퍼 레벨 패키지 및 그제조 방법
US6869831B2 (en) * 2001-09-14 2005-03-22 Texas Instruments Incorporated Adhesion by plasma conditioning of semiconductor chip surfaces
US7323360B2 (en) * 2001-10-26 2008-01-29 Intel Corporation Electronic assemblies with filled no-flow underfill
US6963142B2 (en) * 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
KR100429856B1 (ko) * 2001-11-15 2004-05-03 페어차일드코리아반도체 주식회사 스터드 범프가 있는 웨이퍼 레벨 칩 스케일 패키지 및 그 제조 방법
SG104293A1 (en) 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
SG111935A1 (en) * 2002-03-04 2005-06-29 Micron Technology Inc Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
SG121707A1 (en) 2002-03-04 2006-05-26 Micron Technology Inc Method and apparatus for flip-chip packaging providing testing capability
SG115459A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Flip chip packaging using recessed interposer terminals
SG115456A1 (en) 2002-03-04 2005-10-28 Micron Technology Inc Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
US6975035B2 (en) 2002-03-04 2005-12-13 Micron Technology, Inc. Method and apparatus for dielectric filling of flip chip on interposer assembly
SG115455A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Methods for assembly and packaging of flip chip configured dice with interposer
AU2003236251A1 (en) * 2002-04-17 2003-10-27 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for assembling the same
US20040036170A1 (en) * 2002-08-20 2004-02-26 Lee Teck Kheng Double bumping of flexible substrate for first and second level interconnects
US20040088855A1 (en) * 2002-11-11 2004-05-13 Salman Akram Interposers for chip-scale packages, chip-scale packages including the interposers, test apparatus for effecting wafer-level testing of the chip-scale packages, and methods
US20050012225A1 (en) * 2002-11-15 2005-01-20 Choi Seung-Yong Wafer-level chip scale package and method for fabricating and using the same
US20040191955A1 (en) * 2002-11-15 2004-09-30 Rajeev Joshi Wafer-level chip scale package and method for fabricating and using the same
US20050176233A1 (en) * 2002-11-15 2005-08-11 Rajeev Joshi Wafer-level chip scale package and method for fabricating and using the same
US6906598B2 (en) 2002-12-31 2005-06-14 Mcnc Three dimensional multimode and optical coupling devices
US6885108B2 (en) * 2003-03-18 2005-04-26 Micron Technology, Inc. Protective layers formed on semiconductor device components so as to reduce or eliminate the occurrence of delamination thereof and cracking therein
US6946744B2 (en) * 2003-04-24 2005-09-20 Power-One Limited System and method of reducing die attach stress and strain
JP3906921B2 (ja) * 2003-06-13 2007-04-18 セイコーエプソン株式会社 バンプ構造体およびその製造方法
CA2534490C (en) * 2003-08-08 2012-10-02 Motivation Design Llc Tire cover & carrier
KR100537892B1 (ko) * 2003-08-26 2005-12-21 삼성전자주식회사 칩 스택 패키지와 그 제조 방법
US20050104187A1 (en) * 2003-10-31 2005-05-19 Polsky Cynthia H. Redistribution of substrate interconnects
US20050133571A1 (en) * 2003-12-18 2005-06-23 Texas Instruments Incorporated Flip-chip solder bump formation using a wirebonder apparatus
WO2005088696A1 (en) * 2004-02-11 2005-09-22 Infineon Technologies Ag Semiconductor package with contact support layer and method to produce the package
US7185799B2 (en) * 2004-03-29 2007-03-06 Intel Corporation Method of creating solder bar connections on electronic packages
US7468545B2 (en) * 2005-05-06 2008-12-23 Megica Corporation Post passivation structure for a semiconductor device and packaging process for same
KR100609334B1 (ko) * 2005-06-13 2006-08-08 삼성전자주식회사 감광성 폴리머가 갭필된 적층 회로부재 및 그의 제조 방법
US7582556B2 (en) * 2005-06-24 2009-09-01 Megica Corporation Circuitry component and method for forming the same
DE102005059189B3 (de) * 2005-12-12 2007-03-08 Infineon Technologies Ag Anordnung von Halbleiterspeichereinrichtungen sowie Halbleiterspeichermodul mit einer Anordnung von Halbleiterspeichereinrichtungen
CN100413067C (zh) * 2006-01-06 2008-08-20 日月光半导体制造股份有限公司 芯片封装结构与其晶圆级封装形成方法
US20080048321A1 (en) * 2006-08-24 2008-02-28 Ati Technologies Inc. Flip chip semiconductor assembly with variable volume solder bumps
KR100843213B1 (ko) * 2006-12-05 2008-07-02 삼성전자주식회사 메모리 칩과 프로세서 칩이 스크라이브 영역에 배열된관통전극을 통해 연결된 다중 입출력 반도체 칩 패키지 및그 제조방법
US20080205816A1 (en) * 2007-02-26 2008-08-28 Lu Daoqiang Daniel Integrating electrical layer on optical sub-assembly for optical interconnects
US7659151B2 (en) * 2007-04-12 2010-02-09 Micron Technology, Inc. Flip chip with interposer, and methods of making same
US7863090B2 (en) * 2007-06-25 2011-01-04 Epic Technologies, Inc. Packaged electronic modules and fabrication methods thereof implementing a cell phone or other electronic system
EP2193533B1 (en) * 2007-06-29 2011-05-25 Koninklijke Philips Electronics N.V. Electrical contact for a cadmium tellurium component
JP5372346B2 (ja) * 2007-07-18 2013-12-18 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及びその製造方法
US7473586B1 (en) 2007-09-03 2009-01-06 Freescale Semiconductor, Inc. Method of forming flip-chip bump carrier type package
TWI394260B (zh) * 2007-10-31 2013-04-21 群成科技股份有限公司 具有多晶粒之半導體元件封裝結構及其方法
KR100979237B1 (ko) * 2008-01-08 2010-08-31 주식회사 하이닉스반도체 Ｂｇａ 패키지용 기판 및 그의 제조방법
US8169065B2 (en) * 2009-12-22 2012-05-01 Epic Technologies, Inc. Stackable circuit structures and methods of fabrication thereof
JP2011146519A (ja) * 2010-01-14 2011-07-28 Panasonic Corp 半導体装置及びその製造方法
US8558392B2 (en) * 2010-05-14 2013-10-15 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure and mounting semiconductor die in recessed encapsulant
TWI460834B (zh) * 2010-08-26 2014-11-11 欣興電子股份有限公司 嵌埋穿孔晶片之封裝結構及其製法
US8368202B2 (en) * 2010-11-24 2013-02-05 Advanced Semiconductor Engineering, Inc. Semiconductor device and semiconductor package having the same
US20120168956A1 (en) * 2011-01-04 2012-07-05 International Business Machines Corporation Controlling density of particles within underfill surrounding solder bump contacts
US8957518B2 (en) 2012-01-04 2015-02-17 Mediatek Inc. Molded interposer package and method for fabricating the same
US9237648B2 (en) 2013-02-25 2016-01-12 Invensas Corporation Carrier-less silicon interposer
JP6394052B2 (ja) 2013-05-13 2018-09-26 日亜化学工業株式会社 発光装置及びその製造方法
TWI544593B (zh) * 2013-09-09 2016-08-01 矽品精密工業股份有限公司 半導體裝置及其製法
US9240381B2 (en) * 2013-09-24 2016-01-19 Nanya Technology Corporation Chip package and method for forming the same
US9474162B2 (en) 2014-01-10 2016-10-18 Freescale Semiocnductor, Inc. Circuit substrate and method of manufacturing same
JP6316731B2 (ja) * 2014-01-14 2018-04-25 新光電気工業株式会社 配線基板及びその製造方法、並びに半導体パッケージ
US9437536B1 (en) 2015-05-08 2016-09-06 Invensas Corporation Reversed build-up substrate for 2.5D
US9484227B1 (en) * 2015-06-22 2016-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Dicing in wafer level package
US10211160B2 (en) 2015-09-08 2019-02-19 Invensas Corporation Microelectronic assembly with redistribution structure formed on carrier
US10516092B2 (en) * 2016-05-06 2019-12-24 Qualcomm Incorporated Interface substrate and method of making the same
US10120971B2 (en) * 2016-08-30 2018-11-06 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and layout method thereof
US10522440B2 (en) * 2017-11-07 2019-12-31 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of manufacturing the same
KR20230063426A (ko) 2021-11-02 2023-05-09 삼성전자주식회사 반도체 패키지 및 그 제조방법

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
JP2763020B2 (ja) * 1995-04-27 1998-06-11 日本電気株式会社 半導体パッケージ及び半導体装置
JP3387282B2 (ja) * 1995-08-03 2003-03-17 日産自動車株式会社 半導体装置の構造及びその製造方法
US5866939A (en) * 1996-01-21 1999-02-02 Anam Semiconductor Inc. Lead end grid array semiconductor package
US5909056A (en) * 1997-06-03 1999-06-01 Lsi Logic Corporation High performance heat spreader for flip chip packages
US5847936A (en) * 1997-06-20 1998-12-08 Sun Microsystems, Inc. Optimized routing scheme for an integrated circuit/printed circuit board
US5866943A (en) * 1997-06-23 1999-02-02 Lsi Logic Corporation System and method for forming a grid array device package employing electomagnetic shielding
US5898223A (en) * 1997-10-08 1999-04-27 Lucent Technologies Inc. Chip-on-chip IC packages
JP3939847B2 (ja) * 1998-01-09 2007-07-04 シチズンホールディングス株式会社 半導体装置の製造方法
US5939783A (en) * 1998-05-05 1999-08-17 International Business Machines Corporation Electronic package
JP2000091880A (ja) * 1998-09-11 2000-03-31 Japan Radio Co Ltd フリップチップ型弾性波デバイス及びその製造方法

Similar Documents

Publication Publication Date Title
JP5246831B2 (ja) 電子デバイス及びそれを形成する方法
CN105144367B (zh) 半导体器件和制造半导体器件的方法
US5380681A (en) Three-dimensional multichip package and methods of fabricating
GB2360629B (en) Resin-encapsulated semiconductor device
TW202127596A (zh) 封裝結構及其製造方法
US20100207227A1 (en) Electronic Device and Method of Manufacturing Same
EP1251558A8 (en) Semiconductor device
CA2011235A1 (en) Method of forming contacts to a semiconductor device
WO2002061827A1 (en) Semiconductor device and its manufacturing method
EP1263062A3 (en) Organic semiconductor device and process of manufacturing the same
JP2005522019A5 (ja)
US7222419B2 (en) Method of fabricating a ceramic substrate with a thermal conductive plug of a multi-chip package
EP1255297A3 (en) Electrically isolated power device package
KR970013074A (ko) 반도체장치의 평탄화방법 및 이를 이용한 소자분리방법
KR20110108136A (ko) 반도체 하우징 패키지, 상기 반도체 하우징 패키지를 포함하는 반도체 패키지 구조물 및 상기 반도체 패키지 구조물을 포함하는 프로세서 베이스드 시스템
US20060157869A1 (en) Semiconductor substrate with conductive bumps having a stress relief buffer layer formed of an electrically insulating organic material
EP0741411A3 (en) Method of fabricating multi-chip packages
EP1148543A3 (en) Semiconductor device and process of manufacturing the same
US9786521B2 (en) Chip package method for reducing chip leakage current
TW202221864A (zh) 封裝結構及其製造方法
EP2866258A3 (en) Semiconductor device and manufacturing method thereof
JP2000243773A5 (ja)
JP2024001301A (ja) 半導体パッケージングのための構造及び方法
JP2003086620A5 (ja)
JP2002057273A (ja) 集積回路パッケージ用積み重ねダイセット