JPH1192953A - Method for packing microrecesses and apparatus therefor - Google Patents

Method for packing microrecesses and apparatus therefor

Info

Publication number
JPH1192953A
JPH1192953A JP26930997A JP26930997A JPH1192953A JP H1192953 A JPH1192953 A JP H1192953A JP 26930997 A JP26930997 A JP 26930997A JP 26930997 A JP26930997 A JP 26930997A JP H1192953 A JPH1192953 A JP H1192953A
Authority
JP
Japan
Prior art keywords
liquid
fine
substrate
tank
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26930997A
Other languages
Japanese (ja)
Other versions
JPH1192953A5 (en
Inventor
Naoaki Kogure
直明 小榑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ebara Corp
Original Assignee
Ebara Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ebara Corp filed Critical Ebara Corp
Priority to JP26930997A priority Critical patent/JPH1192953A/en
Publication of JPH1192953A publication Critical patent/JPH1192953A/en
Publication of JPH1192953A5 publication Critical patent/JPH1192953A5/ja
Pending legal-status Critical Current

Links

Landscapes

  • Chemically Coating (AREA)

Abstract

PROBLEM TO BE SOLVED: To enable the use of materials, such as copper and copper alloys, having a low specific electric resistance as a packing material by supplying liquid having high wetting power or penetrating power into microrecesses to wet the inside surfaces of the recesses before a plating liquid is brought into contact with a base material. SOLUTION: A liquid phase plating stage is executed in the following manner: A pump 17 is operated to transfer the high-penetrating power liquid in a high- penetrating power liquid reservoir 13 into a tank 10. The semiconductor base material 1 in this tank 10 is held for a prescribed time in the state of immersing the material into this liquid. Next, the liquid is discharged from the tank 10 and thereafter, the plating liquid in a plating liquid reservoir 12 is transferred into the tank 10 and the semiconductor base material 1 is held for the prescribed time in the state of immersing the material into the plating liquid. As a result, the copper may be packed into the microrecesses of the semiconductor base material 1. In such a case, the opening width of the microrecesses is specified to >=50×10<-10> to <10000×10<-10> m and the ratio of the opening width and depth of the microrecesses is specified to >=0.1 to <1.0. The liquid having the excellent wetting and penetrating power is particularly exemplified by a surfactant.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、微細窪みの充填方
法及び装置に係り、特に半導体素子の配線用溝等の微細
窪みに銅(Cu)等の金属を充填するための充填方法及
び装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method and an apparatus for filling a fine dent, and more particularly to a method and an apparatus for filling a fine dent such as a wiring groove of a semiconductor element with a metal such as copper (Cu). .

【0002】[0002]

【従来の技術】従来、半導体素子の導電線路としての配
線パターンを形成するための配線材料として、アルミニ
ウム(Al)又はアルミニウム合金が用いられている。
しかしながら、半導体素子の配線工程においては集積度
を更に増大させたいという要求からアルミニウム又はア
ルミニウム合金に替わる低電気抵抗材料による微細パタ
ーン形成技術の確立が切望されている。
2. Description of the Related Art Conventionally, aluminum (Al) or an aluminum alloy has been used as a wiring material for forming a wiring pattern as a conductive line of a semiconductor element.
However, in a wiring process of a semiconductor element, there is a strong demand for establishment of a fine pattern forming technique using a low electric resistance material instead of aluminum or an aluminum alloy due to a demand for further increasing the degree of integration.

【0003】これは、集積度が高くなるにつれて、電流
密度が増加するため温度上昇とそれに伴って生じる熱応
力が共に無視できない程度に高まる結果、従来のAl又
はAl合金ではストレスマイグレーションやエレクトロ
マイグレーションによる断線の恐れが増すことに大きく
起因している。これを避けるため、Al又はAl合金へ
のCuの添加や高融点金属との積層化が行われつつある
が万全ではない。
[0003] This is because, as the degree of integration increases, the current density increases, so that the temperature rise and the resulting thermal stress both increase to a nonnegligible level. As a result, in conventional Al or Al alloys, stress migration or electromigration occurs. This is largely due to the increased risk of disconnection. In order to avoid this, addition of Cu to Al or Al alloy and lamination with a high melting point metal are being performed, but this is not perfect.

【0004】そこで、通電による過度の発熱を避けるた
め、従来のAl又はAl合金とは根本的に異なる導電性
のよい材料を配線形成に採用することが必然的に要求さ
れている。現用材料のうち、Al系よりも電気比抵抗の
小さい材料としては、銅(Cu)と銀(Ag)がある。
このうち、銀は高価であり、又、強度および耐食性が低
く、構成原子が拡散しやすいという欠点がある。したが
って、銅及び銅合金が配線材料としては最適である。
[0004] Therefore, in order to avoid excessive heat generation due to energization, it is inevitably required to employ a material having good conductivity, which is fundamentally different from conventional Al or Al alloy, for forming the wiring. Among the current materials, copper (Cu) and silver (Ag) are materials having lower electric resistivity than Al-based materials.
Among them, silver is expensive, has low strength and low corrosion resistance, and has the disadvantage that constituent atoms are easily diffused. Therefore, copper and copper alloy are most suitable as wiring materials.

【0005】従来、配線パターンを形成するためには、
スパッタリング成膜とケミカルドライエッチングを組合
わせて用いる方法がとられてきたが、スパッタリング成
膜ではアスペクト比(深さと直径又は幅の比)の高い配
線用の溝又は穴への金属の充填又は埋め込みが困難であ
り、又、銅又は銅合金に対してはケミカルドライエッチ
ングが技術的に確立されていないという問題点があっ
た。
Conventionally, to form a wiring pattern,
A method using a combination of sputtering film formation and chemical dry etching has been used, but in sputtering film formation, metal is filled or buried in a wiring groove or hole having a high aspect ratio (ratio of depth to diameter or width). In addition, there has been a problem that chemical dry etching has not been technically established for copper or copper alloy.

【0006】また、微細な配線用の溝への埋め込み手段
として、CVD法があるが、堆積膜中への有機原料から
の炭素(C)の混入が避けられないという問題点があっ
た。
Further, there is a CVD method as a means for embedding in a fine wiring groove. However, there is a problem that incorporation of carbon (C) from an organic raw material into a deposited film is unavoidable.

【0007】[0007]

【発明が解決しようとする課題】すなわち、従来のいず
れの方法を用いても、アスペクト比の高い微細な配線用
の溝や穴等にCu又はCu合金等の電気比抵抗の小さい
材料を充填することができないという問題点があった。
That is, in any of the conventional methods, a material having a small electric resistivity such as Cu or a Cu alloy is filled in a fine wiring groove or hole having a high aspect ratio. There was a problem that it was not possible.

【0008】本発明は上述の事情に鑑みなされたもの
で、充填材料として銅又は銅合金等の電気比抵抗の小さ
い材料を用いることができ、かつ微細な配線用の溝等の
微細窪みに銅又は銅合金等の電気比抵抗の小さい材料を
充填することができる液相メッキ工程等の液相工程によ
る微細窪みの充填方法及び装置を提供することを目的と
する。
The present invention has been made in view of the above circumstances, and it is possible to use a material having a low electric resistivity such as copper or a copper alloy as a filling material, and to insert copper into a fine depression such as a fine wiring groove. Another object of the present invention is to provide a method and an apparatus for filling fine pits by a liquid phase process such as a liquid phase plating process, which can fill a material having a small electric resistivity such as a copper alloy.

【0009】[0009]

【課題を解決するための手段】上述した目的を達成する
ため、本発明の充填方法は、基材表面の微細窪みに基材
と異なる材料を液相を介して充填する方法において、メ
ッキ液を前記基材と接触させる前に、前記微細窪み内に
湿潤力又は浸透力の強い液体を供給し、該微細窪みの内
面を濡らすことを特徴とするものである。
In order to achieve the above-mentioned object, a filling method of the present invention is a method of filling a fine dent on the surface of a base material with a material different from the base material through a liquid phase. Before contacting with the base material, a liquid having a strong wetting or osmotic power is supplied into the fine depression to wet the inner surface of the fine depression.

【0010】また、本発明の充填装置は、基材表面の微
細窪みに基材と異なる材料を液相を介して充填する装置
において、槽内に湿潤力又は浸透力の強い液体とメッキ
液とを順次供給できるように構成し、メッキ液を前記基
材と接触させる前に、前記微細窪み内に湿潤力又は浸透
力の強い液体を供給し、該微細窪みの内面を濡らすよう
にしたことを特徴とするものである。
Further, the filling device of the present invention fills a fine dent on the surface of a base material with a material different from the base material through a liquid phase. It is configured to be able to sequentially supply, before contacting the plating solution with the base material, a liquid having a strong wetting force or penetrating force is supplied into the fine dent, so that the inner surface of the fine dent is wetted. It is a feature.

【0011】本発明によれば、半導体基板をメッキ液に
接触させるに先立ち、微細窪み内に湿潤力又は浸透力の
強い液体を供給することにより、窪み内の表面エネルギ
を低下させることができる。そして、窪み内の表面エネ
ルギを低下させたのちに、メッキ液に半導体基板を接触
させることにより、微細窪みへの所定の金属の充填が実
現できる。
According to the present invention, before the semiconductor substrate is brought into contact with the plating solution, the surface energy in the dent can be reduced by supplying a liquid having a strong wetting or penetrating power into the fine dent. Then, after the surface energy in the depression is reduced, the semiconductor substrate is brought into contact with the plating solution, so that the fine depression can be filled with a predetermined metal.

【0012】[0012]

【発明の実施の形態】以下、本発明に係る微細窪みの充
填方法及び装置の実施の形態の一例を図1及び図2を参
照して説明する。図1は微細窪みの充填方法によって製
造される半導体素子の製造工程を示す説明図である。図
1(a)に示すように、半導体素子が形成された半導体
基材1上の導電層1aの上にSiO2からなる絶縁膜2
を堆積させた後、リソグラフィ・エッチング技術により
コンタクトホール3と配線用の溝4を形成する。そし
て、TiN等からなるバリア層5を形成する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of a method and an apparatus for filling a fine dent according to the present invention will be described below with reference to FIGS. FIG. 1 is an explanatory view showing a manufacturing process of a semiconductor device manufactured by a method for filling a fine recess. As shown in FIG. 1A, an insulating film 2 made of SiO 2 is formed on a conductive layer 1a on a semiconductor substrate 1 on which a semiconductor element is formed.
Is deposited, a contact hole 3 and a wiring groove 4 are formed by lithography / etching technology. Then, a barrier layer 5 made of TiN or the like is formed.

【0013】次に、本発明に係る液相メッキ工程によ
り、図1(b)に示すように半導体基板1のコンタクト
ホール3および溝4にCuを充填するとともに絶縁膜2
上にCu層6を堆積させる。その後、化学的機械的研磨
(CMP)により、絶縁膜2上のCu層を除去してコン
タクトホール3および配線用の溝4に充填されたCu層
6の表面と絶縁膜2の表面とをほぼ同一平面にする。こ
れにより、図1(c)に示すようにCu層6からなる配
線が形成される。
Next, in the liquid phase plating process according to the present invention, as shown in FIG. 1B, the contact holes 3 and the grooves 4 of the semiconductor substrate 1 are filled with Cu and the insulating film 2 is formed.
A Cu layer 6 is deposited thereon. Thereafter, the Cu layer on the insulating film 2 is removed by chemical mechanical polishing (CMP), so that the surface of the Cu layer 6 filled in the contact hole 3 and the trench 4 for wiring and the surface of the insulating film 2 are almost completely removed. Make them coplanar. As a result, a wiring made of the Cu layer 6 is formed as shown in FIG.

【0014】図2は本発明の液相メッキ工程を実施する
装置の構成の一実施例を示す概略図である。図2に示す
ように、槽10の底部は、メッキ液溜12と高浸透力液
溜13にそれぞれ接続されている。メッキ液溜12内の
メッキ液は、ポンプ14によって槽10に供給されるよ
うになっている。符号15はフィルタである。また高浸
透力液溜13内の高浸透力液は、ポンプ17によって槽
10に供給されるようになっている。符号18はフィル
タである。なお、図2は無電解メッキの場合を示してお
り、電解メッキの場合には図2の槽10内に更にCu製
のアノードが追加される。
FIG. 2 is a schematic view showing one embodiment of the structure of an apparatus for performing the liquid phase plating step of the present invention. As shown in FIG. 2, the bottom of the tank 10 is connected to a plating liquid reservoir 12 and a high osmotic liquid reservoir 13, respectively. The plating solution in the plating solution reservoir 12 is supplied to the tank 10 by the pump 14. Reference numeral 15 denotes a filter. The high osmotic liquid in the high osmotic liquid reservoir 13 is supplied to the tank 10 by the pump 17. Reference numeral 18 denotes a filter. FIG. 2 shows the case of electroless plating. In the case of electrolytic plating, an anode made of Cu is further added in the tank 10 of FIG.

【0015】前記槽10内の載置部19には、半導体基
材1が載置されている。メッキ液溜12内に貯留された
メッキ液Lの組成は表1に示される。
The semiconductor substrate 1 is mounted on the mounting portion 19 in the tank 10. The composition of the plating solution L stored in the plating solution reservoir 12 is shown in Table 1.

【表1】 またメッキ条件は表2に示される。[Table 1] Table 2 shows the plating conditions.

【表2】 表1及び2は電解メッキと無電解メッキの場合の両方を
示している。
[Table 2] Tables 1 and 2 show both the cases of electrolytic plating and electroless plating.

【0016】次に、図2に示す装置を用いて、本発明の
液相メッキ工程を実施する方法を説明する。図2に示す
状態からポンプ17を稼働し、高浸透力液溜13内の高
浸透力液を槽10内に移送し、槽10内の半導体基材1
を高浸透力液に浸漬した状態で所定時間保持する。
Next, a method for performing the liquid phase plating step of the present invention using the apparatus shown in FIG. 2 will be described. The pump 17 is operated from the state shown in FIG. 2 to transfer the high osmotic liquid in the high osmotic liquid reservoir 13 into the tank 10, and the semiconductor substrate 1 in the tank 10 is moved.
Is kept in a state of being immersed in the high osmotic liquid for a predetermined time.

【0017】次に、槽10内から高浸透力液を排出した
のち、ポンプ14を稼働し、メッキ液溜12内のメッキ
液を槽10に移送し、槽10内の半導体基材1をメッキ
液に浸漬する。半導体基材1をメッキ液に浸漬した状態
で所定時間保持し、半導体基材1の微細窪みに銅を充填
できる。この場合、微細窪みの開口幅は、50Å以上で
かつ10,000Åであり、微細窪みの開口幅と深さの
比は、0.1以上でかつ1.0未満である。
Next, after the highly osmotic liquid is discharged from the tank 10, the pump 14 is operated to transfer the plating liquid in the plating solution reservoir 12 to the tank 10, and the semiconductor substrate 1 in the tank 10 is plated. Immerse in liquid. The semiconductor substrate 1 can be held in a state of being immersed in the plating solution for a predetermined time, and copper can be filled in the fine dents of the semiconductor substrate 1. In this case, the opening width of the fine depression is 50 ° or more and 10,000 °, and the ratio of the opening width to the depth of the fine depression is 0.1 or more and less than 1.0.

【0018】図1及び図2に示す例においては、半導体
基材上の微細窪みに銅(Cu)を充填する場合を例に挙
げて説明したが、本発明は微細窪みの内部にCu等の材
料を液相を介して成膜する場合に広く適用することがで
きる。したがって、次に、高浸透力液による接触工程と
成膜液による接触工程とからなる成膜工程のメカニズム
を説明する。
In the example shown in FIGS. 1 and 2, the case where copper (Cu) is filled in the fine dent on the semiconductor substrate has been described as an example. It can be widely applied when a material is formed into a film via a liquid phase. Therefore, next, the mechanism of the film forming step including the contacting step using the highly osmotic liquid and the contacting step using the film forming liquid will be described.

【0019】一般に窪みが微細になればなるほど、成膜
に供する液体に働く体積力と界面力の違いが大きくな
り、通常の液体では外界から窪みの内部に浸透すること
が著しく困難となる。湿式成膜では膜を堆積すべき基材
の対象部位が成膜液で濡れることが必要であるから、該
成膜液よりも界面張力が極端に低い液体を予め浸透させ
ておき、窪み内の表面エネルギが十分低下した状態で、
成膜液に触れさせてやれば良い。ここで、窪みの表面エ
ネルギは低い状態になっているので、成膜液は容易に窪
み内に浸入すると共に、その後の時間経過に伴って、予
め存在した低界面張力の液体を徐々に置換し、最終的に
成膜対象面を濡らすことができる。
In general, the finer the depression, the greater the difference between the volume force and the interfacial force acting on the liquid used for film formation, and it becomes extremely difficult for a normal liquid to penetrate from the outside into the inside of the depression. In wet film formation, the target portion of the substrate on which the film is to be deposited needs to be wetted with the film formation liquid. Therefore, a liquid having an extremely low interfacial tension than the film formation liquid is infiltrated in advance, and With the surface energy reduced sufficiently,
What is necessary is just to make it contact a film-forming liquid. Here, since the surface energy of the dent is low, the film-forming liquid easily penetrates into the dent and gradually replaces the liquid having a low interfacial tension existing with the passage of time thereafter. Finally, the film formation target surface can be wetted.

【0020】界面活性剤は界面張力を低下することによ
って湿潤・浸透力を得ているが、特に湿潤・浸透力に優
れた液体の例として、洗浄で使用される界面活性剤とし
て、スルホ・コハク酸ジアルキル・エステル、ティポー
ル型界面活性剤、リシノール酸エステルの硫酸エステル
化物、又はノニルフェノール・ポリオキシエチレン・エ
ーテル等がある。スルホ・コハク酸ジアルキル・エステ
ルは、
The surfactant obtains the wetting and osmotic power by lowering the interfacial tension. As an example of a liquid having excellent humid and osmotic power, a surfactant used for washing, such as sulfo-succinic acid, is used. Examples include dialkyl acid esters, tipol type surfactants, sulfated ricinoleate, and nonylphenol polyoxyethylene ether. Dialkyl sulfo succinate esters are

【化1】 と表され、ティポール型界面活性剤は、Embedded image Is expressed, Tipol type surfactant,

【化2】 と表され、リシノール酸エステルの硫酸エステル化物
は、
Embedded image Is represented by the following formula:

【化3】 と表される。Embedded image It is expressed as

【0021】図3は、ノニルフェノール・ポリオキシエ
チレン・エーテルの湿潤・浸透力を示すグラフである。
図3において、横軸は酸化エチレンの付加モル数、縦軸
の値が低いほど湿潤力が大きいことを示す。また図3に
一例を示すように、この界面活性剤(液体)の浸透力は
ある酸化エチレン付加モル数のところで最大になる傾向
を持っている。すなわち、どちらの温度においても、1
0モル付加モル数の付近で湿潤力が最大になることを示
している。上述の場合において、液体の粒径が小さいほ
ど浸透力が増すため、液体はミスト状に半導体基材1に
供給するとよい。また、液体は、熱や振動のエネルギを
もらうほど浸透力が増すため、液体の流入時に周波数2
5Hz〜5MHzのエネルギで液体を加振したり、液体
及び/又は基材の温度を常温から100℃の範囲に加温
するとよい。
FIG. 3 is a graph showing the wetting / penetrating power of nonylphenol / polyoxyethylene / ether.
In FIG. 3, the horizontal axis indicates the number of moles of added ethylene oxide, and the lower the value on the vertical axis, the greater the wetting power. In addition, as shown in FIG. 3, the surfactant (liquid) has a tendency to have a maximum osmotic force at a certain ethylene oxide addition mole number. That is, at either temperature, 1
It shows that the wettability is maximized near the number of moles of 0 mol added. In the above-described case, since the penetrating power increases as the particle diameter of the liquid decreases, the liquid may be supplied to the semiconductor substrate 1 in the form of a mist. In addition, the liquid penetrates more as it receives heat or vibration energy.
The liquid may be vibrated with an energy of 5 Hz to 5 MHz, or the temperature of the liquid and / or the substrate may be increased from room temperature to 100 ° C.

【0022】図2に示す装置においては、槽10内に高
浸透力液とメッキ液を順次供給するようにしたが、高浸
透力液を収容する槽とメッキ液を収容する槽とを個別に
設け、半導体基材1を高浸透力液槽内の高浸透力液に浸
漬した後、メッキ液槽内のメッキ液に浸漬するようにし
てもよい。
In the apparatus shown in FIG. 2, the high osmotic liquid and the plating liquid are sequentially supplied into the tank 10, but the tank for storing the high osmotic liquid and the tank for storing the plating liquid are separately provided. Alternatively, the semiconductor substrate 1 may be immersed in the high osmotic liquid in the high osmotic liquid tank and then immersed in the plating liquid in the plating liquid tank.

【0023】本実施例の説明においては、微細窪みに銅
を充填する場合を説明したが、本発明を適用することに
より、微細窪みに銀(Ag)や金(Au)等の他の電気
比抵抗の小さい材料を充填することもできる。また実施
例では、無電解メッキ及び電解メッキの場合を説明した
が、本発明は、ドブ付けメッキ、溶融塩メッキ、化成
法、ゾルゲル法、析出法(LPD)等にも適用すること
ができる。また半導体基板以外であっても微細な窪みを
もつ基材ならばどんなものでも本発明による材料充填が
可能とある。
In the description of this embodiment, the case where copper is filled in the fine pits has been described. However, by applying the present invention, it is possible to fill the fine pits with another electrical ratio such as silver (Ag) or gold (Au). A material having a low resistance can also be filled. In the embodiments, the case of electroless plating and electrolytic plating has been described. However, the present invention can also be applied to doping plating, molten salt plating, chemical conversion, sol-gel method, deposition method (LPD), and the like. In addition, any material other than a semiconductor substrate can be filled with the material according to the present invention, as long as it has a fine recess.

【0024】[0024]

【発明の効果】以上説明したように、本発明によれば、
液相メッキ工程等の液相を利用した材料の充填工程前
に、浸透力の強い液体を微細窪みに供給することによ
り、基材上の微細窪みにCu等の電気比抵抗の小さい材
料を空洞(ボイド)を形成することなく充填することが
できる。
As described above, according to the present invention,
Prior to the material filling step using a liquid phase such as a liquid phase plating step, by supplying a liquid having a strong osmotic power to the fine depressions, a material having a small electric resistivity such as Cu is hollowed in the fine depressions on the base material. (Voids) can be filled.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明に係る微細窪みの充填方法によって製造
される半導体素子の製造工程を示す説明図である。
FIG. 1 is an explanatory view showing a manufacturing process of a semiconductor device manufactured by a method for filling a fine dent according to the present invention.

【図2】本発明の液相メッキ工程を実施する装置の構成
を示す概略図である。
FIG. 2 is a schematic view showing a configuration of an apparatus for performing a liquid phase plating step of the present invention.

【図3】ノニルフェノール・ポリオキシエチレン・エー
テルの湿潤・浸透力を示すグラフである。
FIG. 3 is a graph showing the wetting / penetrating power of nonylphenol / polyoxyethylene / ether.

【符号の説明】[Explanation of symbols]

1 半導体基材 2 絶縁膜 3 コンタクトホール 4 溝 5 バリア層 6 Cu層 10 槽 12 メッキ液溜 13 高浸透力液溜 14 ポンプ 15 フィルタ 17 ポンプ 18 フィルタ DESCRIPTION OF SYMBOLS 1 Semiconductor base material 2 Insulating film 3 Contact hole 4 Groove 5 Barrier layer 6 Cu layer 10 Tank 12 Plating solution reservoir 13 High osmotic fluid reservoir 14 Pump 15 Filter 17 Pump 18 Filter

Claims (10)

【特許請求の範囲】[Claims] 【請求項1】 基材表面の微細窪みに基材と異なる材料
を液相を介して充填する方法において、メッキ液を前記
基材と接触させる前に、前記微細窪み内に湿潤力又は浸
透力の強い液体を供給し、該微細窪みの内面を濡らすこ
とを特徴とする微細窪みの充填方法。
1. A method of filling a material having a material different from that of a substrate into a fine depression on a surface of a substrate through a liquid phase, wherein a wetting force or a penetration force is applied to the plating solution before contacting the substrate with the substrate. And filling the inner surface of the fine dent with a liquid having a strong indentation.
【請求項2】 前記微細窪みの開口幅は、50Å以上で
かつ10,000Å未満であることを特徴とする請求項
1記載の微細窪みの充填方法。
2. The method according to claim 1, wherein an opening width of the fine depression is not less than 50 ° and less than 10,000 °.
【請求項3】 前記微細窪みの開口幅と深さの比は、
0.1以上でかつ1.0未満であることを特徴とする請
求項1又は2記載の微細窪みの充填方法。
3. The ratio of the opening width to the depth of the fine recess is:
The method according to claim 1, wherein the value is 0.1 or more and less than 1.0.
【請求項4】 前記湿潤力又は浸透力の強い液体は、界
面活性剤及び/又はフッ酸等の溶液であることを特徴と
する請求項1記載の微細窪みの充填方法。
4. The method according to claim 1, wherein the liquid having a strong wetting or osmotic power is a solution of a surfactant and / or hydrofluoric acid.
【請求項5】 前記湿潤力又は浸透力の強い液体は、ミ
スト状として供給されることを特徴とする請求項1記載
の微細窪みの充填方法。
5. The method according to claim 1, wherein the liquid having a strong wetting or penetrating power is supplied as a mist.
【請求項6】 前記湿潤力又は浸透力の強い液体及び/
又は基材の温度を常温から100℃の範囲とすることを
特徴とする請求項1記載の微細窪みの充填方法。
6. The liquid having a strong wetting or osmotic power and / or
2. The method according to claim 1, wherein the temperature of the substrate is in a range from room temperature to 100 ° C.
【請求項7】 前記湿潤力又は浸透力の強い液体の供給
時に、前記基材を周波数25Hz〜5MHzのエネルギ
で加振することを特徴とする請求項1記載の微細窪みの
充填方法。
7. The method according to claim 1, wherein the substrate is vibrated with energy having a frequency of 25 Hz to 5 MHz when the liquid having a strong wetting or penetrating force is supplied.
【請求項8】 前記材料を微細窪みに充填した後、化学
的機械的研磨(CMP)により充填された材料の表面を
平坦化することを特徴とする請求項1記載の微細窪みの
充填方法。
8. The method according to claim 1, wherein after filling the material into the fine depression, the surface of the filled material is flattened by chemical mechanical polishing (CMP).
【請求項9】 基材表面の微細な窪みの内部に基材と異
なる材料を液相を介して膜状に堆積する微細窪み内部の
成膜方法において、成膜液を前記基材と接触させる前
に、前記微細窪み内に湿潤力又は浸透力の強い液体を供
給し、該微細窪みの内面を濡らすことを特徴とする微細
窪み内部の成膜方法。
9. A film forming method for depositing a material different from a substrate into a film via a liquid phase inside a fine depression on a surface of a substrate, wherein a film forming liquid is brought into contact with the substrate. A method of forming a film inside the fine cavities, comprising supplying a liquid having a strong wetting or osmotic power into the fine cavities to wet the inner surface of the fine cavities.
【請求項10】 基材表面の微細窪みに基材と異なる材
料を液相を介して充填する装置において、槽内に湿潤力
又は浸透力の強い液体とメッキ液とを順次供給できるよ
うに構成し、メッキ液を前記基材と接触させる前に、前
記微細窪み内に湿潤力又は浸透力の強い液体を供給し、
該微細窪みの内面を濡らすようにしたことを特徴とする
微細窪みの充填装置。
10. An apparatus for filling a fine dent on the surface of a base material with a material different from the base material via a liquid phase, so that a liquid having a strong wetting or penetrating power and a plating solution can be sequentially supplied into the tank. And, before contacting the plating solution with the substrate, supplying a strong wetting or osmotic liquid in the fine recess,
An apparatus for filling a fine dent, wherein an inner surface of the fine dent is wetted.
JP26930997A 1997-09-16 1997-09-16 Method for packing microrecesses and apparatus therefor Pending JPH1192953A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26930997A JPH1192953A (en) 1997-09-16 1997-09-16 Method for packing microrecesses and apparatus therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26930997A JPH1192953A (en) 1997-09-16 1997-09-16 Method for packing microrecesses and apparatus therefor

Publications (2)

Publication Number Publication Date
JPH1192953A true JPH1192953A (en) 1999-04-06
JPH1192953A5 JPH1192953A5 (en) 2004-11-04

Family

ID=17470552

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26930997A Pending JPH1192953A (en) 1997-09-16 1997-09-16 Method for packing microrecesses and apparatus therefor

Country Status (1)

Country Link
JP (1) JPH1192953A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012505970A (en) * 2008-10-16 2012-03-08 アトテック・ドイチュラント・ゲーエムベーハー Metal plating additive, substrate plating method and product obtained by this method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012505970A (en) * 2008-10-16 2012-03-08 アトテック・ドイチュラント・ゲーエムベーハー Metal plating additive, substrate plating method and product obtained by this method

Similar Documents

Publication Publication Date Title
TWI418667B (en) Electroplating composition for coating a surface of a substrate with a metal
US9287207B2 (en) Methods for forming conductive vias in semiconductor device components
TWI326479B (en) Selective capping of copper wiring
JP3116897B2 (en) Fine wiring formation method
US20040009664A1 (en) Method to encapsulate copper plug for interconnect metallization
CN104862750B (en) Electrodeposition composition and the method using the composition coating semiconductor substrate
JP2005520044A (en) Flat metal electrical treatment
JP6474410B2 (en) Copper electrodeposition bath containing electrochemically inert cations
TWI434963B (en) Method for coating a surface of a substrate with metal by electroplating
KR102844485B1 (en) Selective filling method for through glass via
JP2013524019A (en) Seed layer deposition in microscale structures
JP3836252B2 (en) Substrate plating method
JPH1192953A (en) Method for packing microrecesses and apparatus therefor
KR101436553B1 (en) Semiconductor appratus having through silicon via structure and manufacturing method thereof
CN104637862B (en) Semiconductor Structure Formation Method
JPH1192954A (en) Method for packing microrecesses and apparatus therefor
KR20020034956A (en) Method of forming wiring and semiconductor device
KR100710192B1 (en) Wiring Formation Method of Semiconductor Device
CN117374004A (en) Manufacturing method of interconnect structure based on metal powder filling
JP2002275639A (en) Seed layer deposition
US7101471B2 (en) Method for planar material removal technique using multi-phase process environment
JP2005163080A (en) Plating apparatus and plating method
KR20230085131A (en) Electrolysis and Deposition of Copper Barrier Layers in Damascene Processes
JP2009117633A (en) Manufacturing method of semiconductor device
US20040248403A1 (en) Method for forming electroless metal low resistivity interconnects

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040721

A131 Notification of reasons for refusal

Effective date: 20040803

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040927

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20041019