JPS51114839A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS51114839A JPS51114839A JP50039132A JP3913275A JPS51114839A JP S51114839 A JPS51114839 A JP S51114839A JP 50039132 A JP50039132 A JP 50039132A JP 3913275 A JP3913275 A JP 3913275A JP S51114839 A JPS51114839 A JP S51114839A
- Authority
- JP
- Japan
- Prior art keywords
- transfer
- data processor
- data groups
- data
- prohibitinterrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE: The transfer of data groups in the main memory is realized thru a special command method applying firmware technologies, and the prohibitinterrupt condition while executing special commands is eliminated. Interrupt permsssion is given for the transfer of each data word with fewer pieces of hardware, and data groups are transferred at a high speed.
COPYRIGHT: (C)1976,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50039132A JPS51114839A (en) | 1975-04-02 | 1975-04-02 | Data processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50039132A JPS51114839A (en) | 1975-04-02 | 1975-04-02 | Data processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS51114839A true JPS51114839A (en) | 1976-10-08 |
| JPS5314898B2 JPS5314898B2 (en) | 1978-05-20 |
Family
ID=12544565
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50039132A Granted JPS51114839A (en) | 1975-04-02 | 1975-04-02 | Data processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS51114839A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5739459A (en) * | 1980-08-20 | 1982-03-04 | Casio Comput Co Ltd | Memory control system |
| JPS5739460A (en) * | 1980-08-20 | 1982-03-04 | Casio Comput Co Ltd | Memory control system |
| JPS59135549A (en) * | 1983-01-21 | 1984-08-03 | Matsushita Electric Ind Co Ltd | electronic computer equipment |
| JPS60215245A (en) * | 1984-04-10 | 1985-10-28 | Nec Corp | Microprogram controller |
| JPH04232547A (en) * | 1990-12-28 | 1992-08-20 | Komatsu Ltd | memory controller |
| JPH05233325A (en) * | 1991-08-30 | 1993-09-10 | Intel Corp | Microprocessor device and method for performing interrupts and automated I / O trap restart |
-
1975
- 1975-04-02 JP JP50039132A patent/JPS51114839A/en active Granted
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5739459A (en) * | 1980-08-20 | 1982-03-04 | Casio Comput Co Ltd | Memory control system |
| JPS5739460A (en) * | 1980-08-20 | 1982-03-04 | Casio Comput Co Ltd | Memory control system |
| JPS59135549A (en) * | 1983-01-21 | 1984-08-03 | Matsushita Electric Ind Co Ltd | electronic computer equipment |
| JPS60215245A (en) * | 1984-04-10 | 1985-10-28 | Nec Corp | Microprogram controller |
| JPH04232547A (en) * | 1990-12-28 | 1992-08-20 | Komatsu Ltd | memory controller |
| JPH05233325A (en) * | 1991-08-30 | 1993-09-10 | Intel Corp | Microprocessor device and method for performing interrupts and automated I / O trap restart |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5314898B2 (en) | 1978-05-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5220735A (en) | Microprogram controlled computer system | |
| JPS5211384A (en) | High velocity and high accuracy interpolater | |
| JPS51114839A (en) | Data processor | |
| JPS522231A (en) | Information processing apparatus | |
| JPS5247639A (en) | Information processing device | |
| JPS5283042A (en) | Instruction control system of information process device | |
| JPS522342A (en) | Buffer memory controlling system | |
| JPS5214322A (en) | Data processing unit | |
| JPS5258332A (en) | Data transfer system | |
| JPS51138335A (en) | Control system for control memory | |
| JPS524741A (en) | Memory control system | |
| JPS522129A (en) | Status information transfer system | |
| JPS5339032A (en) | Branch control system | |
| JPS5248447A (en) | Re-synchronizing system | |
| JPS51114040A (en) | A micro-program writing system | |
| JPS522328A (en) | Date processing unit | |
| JPS5258433A (en) | Subchannel control system | |
| JPS5230132A (en) | Data processing system | |
| JPS51149733A (en) | Data processing system | |
| JPS526507A (en) | Magnetic tape memory | |
| JPS5258438A (en) | Interrupt control unit for computer | |
| JPS51142937A (en) | Data processor | |
| JPS5239326A (en) | Control unit | |
| JPS51138140A (en) | Line control memory access control system | |
| JPS51123023A (en) | The detecting method of ready condition |