JPS5215500B2 - - Google Patents

Info

Publication number
JPS5215500B2
JPS5215500B2 JP47125407A JP12540772A JPS5215500B2 JP S5215500 B2 JPS5215500 B2 JP S5215500B2 JP 47125407 A JP47125407 A JP 47125407A JP 12540772 A JP12540772 A JP 12540772A JP S5215500 B2 JPS5215500 B2 JP S5215500B2
Authority
JP
Japan
Prior art keywords
processor
store
error
program
programs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP47125407A
Other languages
Japanese (ja)
Other versions
JPS4879556A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS4879556A publication Critical patent/JPS4879556A/ja
Publication of JPS5215500B2 publication Critical patent/JPS5215500B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2294—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by remote test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)

Abstract

1359239 Data processing system; error detection INTERNATIONAL BUSINESS MACHINES CORP 22 Nov 1972 [30 Dec 1971] 54048/72 Heading G4A A data processing system includes a central data processing unit (not shown), a peripheral unit control processor 1 having an internal store 2 and being arranged to execute error detection programs relating to errors in its associated peripheral units 3, an interface processing unit 4 having an internal store 5, and an external store 6 connected to the interface processor and arranged to store error detection programs, the arrangement being such that the interface processor 4 transfers a selected error program from the external store 6 to its internal store 5 and the control processor 1 transfers the error program from the interface processor store 5 to its internal store 2 for execution. The arrangement allows error diagnosis of the peripherals to be performed independently of the central processing unit. During normal operation of the system the interface processor 4 is controlled by the central processor (CPU) via line 10. A special code is entered via keyboard 8 to inform the CPU that processor 4 is unavailable. A list of available error programs stored on tape 6, it being stated that a magnetic disc may be used, is read into processor 4 and displayed at 7. One of the programs is selected using the keyboard 8 and is read from store 6 into the internal store 5. The peripheral processor 1 is then informed that an error program has been selected. Processor 1, after executing each instruction originating from the CPU, checks whether an error program has been selected and, during periods when it is otherwise unoccupied, transfers the program into its internal store 2 for execution also during periods when it is otherwise unoccupied. Following execution of an error program any resulting data is transferred to processor 4 for display at 7. Further error programs may then be selected by the keyboard 8. Alternatively several error programs may be chained together, a subsequent program being selected by a program just finishing and being written into store 2 as above to replace the earlier program.
JP47125407A 1971-12-30 1972-12-15 Expired JPS5215500B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19712165589 DE2165589A1 (en) 1971-12-30 1971-12-30 ARRANGEMENT FOR PROGRAM-CONTROLLED DETERMINATION OF ERRORS IN A DATA PROCESSING SYSTEM

Publications (2)

Publication Number Publication Date
JPS4879556A JPS4879556A (en) 1973-10-25
JPS5215500B2 true JPS5215500B2 (en) 1977-04-30

Family

ID=5829735

Family Applications (1)

Application Number Title Priority Date Filing Date
JP47125407A Expired JPS5215500B2 (en) 1971-12-30 1972-12-15

Country Status (5)

Country Link
JP (1) JPS5215500B2 (en)
DE (1) DE2165589A1 (en)
FR (1) FR2170659A5 (en)
GB (1) GB1359239A (en)
IT (1) IT969830B (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5188144A (en) * 1975-01-17 1976-08-02
JPS57147763A (en) * 1981-03-07 1982-09-11 Fujitsu Ltd Evacuation restoring system of test program
JPS57162043A (en) * 1981-03-31 1982-10-05 Fujitsu Ltd Diagnostic system
EP0115566B1 (en) * 1982-12-09 1990-11-28 International Business Machines Corporation Method for testing the operation of an i/o controller in a data processing system
US4583222A (en) * 1983-11-07 1986-04-15 Digital Equipment Corporation Method and apparatus for self-testing of floating point accelerator processors
FR2575847A1 (en) * 1985-01-04 1986-07-11 Pragmadyne Sarl Device and method for assistance for a computer processing unit
GB2213683B (en) * 1987-12-11 1992-04-29 Dpce Computer Services Limited Channel tester
JPH0287247A (en) * 1988-09-26 1990-03-28 Hitachi Ltd Maintenance diagnosis method for input/output processing units
US4974080A (en) * 1989-06-13 1990-11-27 Magni Systems, Inc. Signal generator with display and memory card

Also Published As

Publication number Publication date
FR2170659A5 (en) 1973-09-14
IT969830B (en) 1974-04-10
JPS4879556A (en) 1973-10-25
GB1359239A (en) 1974-07-10
DE2165589A1 (en) 1973-07-19

Similar Documents

Publication Publication Date Title
US3573855A (en) Computer memory protection
US4020471A (en) Interrupt scan and processing system for a data processing system
US3984820A (en) Apparatus for changing the interrupt level of a process executing in a data processing system
GB1481609A (en) Apparatus arranged to process a plurality of discrete computing tasks
ES422491A1 (en) Microprogrammable control memory diagnostic system
GB1343454A (en) Multiprogramming data processing apparatus and equipment for use therein
GB1353951A (en) Data processing system
GB1321736A (en) Digital data processing apparatus
GB1347423A (en) Input/output control system
JPS6252655A (en) Common interrupt system
GB1397591A (en) Data processing systems
GB1496089A (en) Financial transaction execution terminal apparatus
GB1397617A (en) Input-output controller for a data processing system
GB1243872A (en) Data processing systems
GB1496779A (en) Microprogrammed processor
FR2170659A5 (en)
US4351024A (en) Switch system base mechanism
GB1424105A (en) Programmed digital data processing system
GB1442459A (en) Data processing system
GB1376380A (en) Digital data processing apparatus
JPS5833975B2 (en) data processing system
GB1437217A (en) Microprogramme-controlled data processing systems
GB1446740A (en) Data processing systems incorporating microprogrammed auto matic control means
US3562713A (en) Method and apparatus for establishing a branch communication in a digital computer
US3611312A (en) Method and apparatus for establishing states in a data-processing system