JPS531427A - Memory control system - Google Patents
Memory control systemInfo
- Publication number
- JPS531427A JPS531427A JP7557676A JP7557676A JPS531427A JP S531427 A JPS531427 A JP S531427A JP 7557676 A JP7557676 A JP 7557676A JP 7557676 A JP7557676 A JP 7557676A JP S531427 A JPS531427 A JP S531427A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- memory control
- start pulse
- memory
- thru
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Abstract
PURPOSE:To enable the reception of the memory response signal by using the common bus, thru the use of the start pulse of different width and the control of the start pulse width, in simultaneous start of a plural number of memory units.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7557676A JPS5920192B2 (en) | 1976-06-28 | 1976-06-28 | Memory control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7557676A JPS5920192B2 (en) | 1976-06-28 | 1976-06-28 | Memory control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS531427A true JPS531427A (en) | 1978-01-09 |
| JPS5920192B2 JPS5920192B2 (en) | 1984-05-11 |
Family
ID=13580144
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7557676A Expired JPS5920192B2 (en) | 1976-06-28 | 1976-06-28 | Memory control method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5920192B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5985988U (en) * | 1982-12-01 | 1984-06-11 | 富士写真光機株式会社 | Vibration isolator for interference measuring instruments |
-
1976
- 1976-06-28 JP JP7557676A patent/JPS5920192B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5920192B2 (en) | 1984-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA926145A (en) | Selective herbicide | |
| IT1114118B (en) | APPARATUS TO CONTROL THE PH. | |
| JPS531427A (en) | Memory control system | |
| JPS5497336A (en) | Bloch line memory system | |
| JPS539983A (en) | Multiple program signal producing system | |
| DK161376A (en) | MEMORY UNIT FOR THE PILOT RECEIVER IN A REAR FREQUENCY SYSTEM | |
| JPS5336113A (en) | Polling control system | |
| SE7701327L (en) | TIME CONTROL SYSTEM | |
| CA930545A (en) | Sailing simulator | |
| JPS51141980A (en) | Time division multiple control system | |
| CA767787A (en) | Control system utilizing selective pulse type control signals | |
| JPS5380103A (en) | Polling control system | |
| CA800625A (en) | Biuret control in urea process | |
| JPS5365022A (en) | Buffer memory control system | |
| CA681108A (en) | Level indicating system, method and probe | |
| JPS5384523A (en) | Main memory control system | |
| AU1278276A (en) | Kite control system | |
| JPS5326538A (en) | Refresh control system for memory | |
| JPS5334501A (en) | Signal control system | |
| CA796436A (en) | Selective system | |
| JPS5329487A (en) | Monitor controller | |
| CA777393A (en) | Selective pulse responsive remote indicating system | |
| SE7702018L (en) | TIME CONTROL SYSTEM | |
| JPS53101237A (en) | Refresh control system | |
| CA804726A (en) | Multiple generator control system |