JPS5362943A - Memory control system - Google Patents
Memory control systemInfo
- Publication number
- JPS5362943A JPS5362943A JP13817176A JP13817176A JPS5362943A JP S5362943 A JPS5362943 A JP S5362943A JP 13817176 A JP13817176 A JP 13817176A JP 13817176 A JP13817176 A JP 13817176A JP S5362943 A JPS5362943 A JP S5362943A
- Authority
- JP
- Japan
- Prior art keywords
- cycle
- control system
- memory control
- memory
- conflict
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To avoid the conflict with the memory cycle for the memory system which starts a memory cycle synchronizing with a clock signal given from outside, by securing a normal refresh cycle action even to the cycle fluctuation of the external clock.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51138171A JPS5831675B2 (en) | 1976-11-17 | 1976-11-17 | Memory control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51138171A JPS5831675B2 (en) | 1976-11-17 | 1976-11-17 | Memory control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5362943A true JPS5362943A (en) | 1978-06-05 |
| JPS5831675B2 JPS5831675B2 (en) | 1983-07-07 |
Family
ID=15215683
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51138171A Expired JPS5831675B2 (en) | 1976-11-17 | 1976-11-17 | Memory control method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5831675B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5420627A (en) * | 1977-07-18 | 1979-02-16 | Hitachi Ltd | Memory unit |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5879868U (en) * | 1981-11-19 | 1983-05-30 | 松下電工株式会社 | wiring equipment |
| JPS63461U (en) * | 1986-06-18 | 1988-01-05 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4946839A (en) * | 1972-09-08 | 1974-05-07 | ||
| JPS51140441A (en) * | 1975-05-30 | 1976-12-03 | Hitachi Ltd | System for controlling dynamic semiconductor memory |
-
1976
- 1976-11-17 JP JP51138171A patent/JPS5831675B2/en not_active Expired
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4946839A (en) * | 1972-09-08 | 1974-05-07 | ||
| JPS51140441A (en) * | 1975-05-30 | 1976-12-03 | Hitachi Ltd | System for controlling dynamic semiconductor memory |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5420627A (en) * | 1977-07-18 | 1979-02-16 | Hitachi Ltd | Memory unit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5831675B2 (en) | 1983-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5266346A (en) | Synch. clock control of microcomputer system | |
| HK2781A (en) | An alarm clock for providing a wake-up alarm signal | |
| JPS5362943A (en) | Memory control system | |
| JPS5391533A (en) | Time-division control system of refresh memory | |
| JPS51126875A (en) | Control system for a clock which works by all the electronic systems | |
| JPS547816A (en) | Phase synchronous system | |
| JPS5297638A (en) | Refresh control system | |
| JPS538530A (en) | Light delay line memory | |
| JPS52132747A (en) | Memory media initial clear control system | |
| JPS5416940A (en) | Memory unit control system | |
| JPS53111247A (en) | Control system for memory unit | |
| JPS5333178A (en) | Programmable electronic clock | |
| JPS5313849A (en) | Output circuit | |
| JPS5394835A (en) | Memory unit | |
| JPS52113146A (en) | Synchronous system | |
| JPS52142403A (en) | Signal synchronous system | |
| JPS5373926A (en) | Memory address control system | |
| JPS5279633A (en) | Refresh memory | |
| JPS52114210A (en) | Synchronizing multiplex system | |
| JPS5384523A (en) | Main memory control system | |
| JPS53143139A (en) | Control logic circuit | |
| JPS5442942A (en) | Memory array card | |
| JPS5353931A (en) | Timing control system for memory unit | |
| JPS5313469A (en) | Electronic timepiece | |
| JPS52132284A (en) | Control signal generating system |