JPS54100603A - Scramble system of loop network - Google Patents
Scramble system of loop networkInfo
- Publication number
- JPS54100603A JPS54100603A JP760378A JP760378A JPS54100603A JP S54100603 A JPS54100603 A JP S54100603A JP 760378 A JP760378 A JP 760378A JP 760378 A JP760378 A JP 760378A JP S54100603 A JPS54100603 A JP S54100603A
- Authority
- JP
- Japan
- Prior art keywords
- frame
- stations
- artificial random
- circuit
- random circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 abstract 2
- 230000001360 synchronised effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/42—Loop networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To make it possible to transfer data between any stations by constituting a closed loop by a scrambled transmission line. CONSTITUTION:Frame bits which are not scrambled allow frame-synchronous circuit 3 of sub-stations 2a to 2n to frame-synchronize together to synchronize artificial random circuits 4 among stations on a frame unit. Using the output pattern of artificial random circuits 4, 5a in each of 2a, 2b scrambles a received signal to obtain reception data and 5b scrambles transmission data 5b to obtain a transmitted signal, which is sent out. Therefore, frame synchronous circuit 3 and artificial random circuits 4 in all stations synchronize together. Master station 1, on the other hand, uses independent artificial random circuits 4a and 4b for a descramble circuit and scramble circuit and then compensates a frame phase difference by elastic store 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP760378A JPS54100603A (en) | 1978-01-26 | 1978-01-26 | Scramble system of loop network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP760378A JPS54100603A (en) | 1978-01-26 | 1978-01-26 | Scramble system of loop network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54100603A true JPS54100603A (en) | 1979-08-08 |
| JPS5745500B2 JPS5745500B2 (en) | 1982-09-28 |
Family
ID=11670367
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP760378A Granted JPS54100603A (en) | 1978-01-26 | 1978-01-26 | Scramble system of loop network |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54100603A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62290234A (en) * | 1986-06-10 | 1987-12-17 | Nec Corp | Frame synchronizing system for loop-type communication network |
| JPS63304555A (en) * | 1987-06-02 | 1988-12-12 | Futaba Corp | Fluorescent light emitting device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057107A (en) * | 1973-09-17 | 1975-05-19 |
-
1978
- 1978-01-26 JP JP760378A patent/JPS54100603A/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5057107A (en) * | 1973-09-17 | 1975-05-19 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62290234A (en) * | 1986-06-10 | 1987-12-17 | Nec Corp | Frame synchronizing system for loop-type communication network |
| JPS63304555A (en) * | 1987-06-02 | 1988-12-12 | Futaba Corp | Fluorescent light emitting device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5745500B2 (en) | 1982-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU578938B2 (en) | Method of and circuit arrangement for synchronizing a digital data transmission arrangement with a network- external clock | |
| DE3563807D1 (en) | Tdma print-to-multipoint communication system | |
| DE2962233D1 (en) | Arrangement for transmitting digital data signals | |
| JPS55117357A (en) | Time-division multiplex communication system | |
| DE3377103D1 (en) | Improvements in or relating to data interconnecting networks | |
| JPS6471344A (en) | Radio communication system using synchronized frequency hopping transmission | |
| MX9802332A (en) | Operation and maintenance of clock distribution networks having redundancy. | |
| AU544077B2 (en) | Data synchronisation | |
| JPS54158810A (en) | Time-division multidirectional multiplex communication system | |
| AU553652B2 (en) | Frequency-hopping radio communications | |
| GB2257603B (en) | SDH data transmission timing | |
| ES8307068A1 (en) | Process and apparatus for multiple random access to a transmission line in a local network for speech and data. | |
| GB1252942A (en) | ||
| JPS6471223A (en) | Synchronizing system for digital satellite communication system | |
| JPS6486722A (en) | Power line communication equipment | |
| JPS566549A (en) | Time-division multiplex communication system | |
| JPS6444652A (en) | Loop data transmission system | |
| JPS5689148A (en) | Radio device of switching without instantaneous break | |
| JPS528716A (en) | Synchronous system in simultaneous communication | |
| JPS5319708A (en) | Information transmitter | |
| JPS55151833A (en) | Data transmitting device | |
| ES8308664A1 (en) | A communications system for exchanging information between subscriber stations | |
| JPS6485451A (en) | Terminal equipment | |
| JPS57184352A (en) | Forming system of communication circuit network | |
| MX9802331A (en) | Clock selector system. |