JPS5422111A - 2-dimensional automatic equalizer - Google Patents

2-dimensional automatic equalizer

Info

Publication number
JPS5422111A
JPS5422111A JP8777477A JP8777477A JPS5422111A JP S5422111 A JPS5422111 A JP S5422111A JP 8777477 A JP8777477 A JP 8777477A JP 8777477 A JP8777477 A JP 8777477A JP S5422111 A JPS5422111 A JP S5422111A
Authority
JP
Japan
Prior art keywords
automatic equalizer
dimensional automatic
mode
lead
deteceing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8777477A
Other languages
Japanese (ja)
Inventor
Botaro Hirosaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8777477A priority Critical patent/JPS5422111A/en
Publication of JPS5422111A publication Critical patent/JPS5422111A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure
    • H04L25/03044—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure using fractionally spaced delay lines or combinations of fractionally integrally spaced taps

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To secure a condencing to normal lead-in mode at all times against the transmission line distortion and the phase variance of the demodulation carrier, by deteceing the square average error after equalization and resetting the tap coefficent to zero at the false lead-in mode time.
JP8777477A 1977-07-20 1977-07-20 2-dimensional automatic equalizer Pending JPS5422111A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8777477A JPS5422111A (en) 1977-07-20 1977-07-20 2-dimensional automatic equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8777477A JPS5422111A (en) 1977-07-20 1977-07-20 2-dimensional automatic equalizer

Publications (1)

Publication Number Publication Date
JPS5422111A true JPS5422111A (en) 1979-02-19

Family

ID=13924317

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8777477A Pending JPS5422111A (en) 1977-07-20 1977-07-20 2-dimensional automatic equalizer

Country Status (1)

Country Link
JP (1) JPS5422111A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02179127A (en) * 1988-12-29 1990-07-12 Fujitsu Ltd Data mode pull-in system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02179127A (en) * 1988-12-29 1990-07-12 Fujitsu Ltd Data mode pull-in system

Similar Documents

Publication Publication Date Title
NL173005C (en) PHASE DISCRIMINATOR IN A RECEIVER OF A DATA TRANSMISSION SYSTEM.
NL7809776A (en) RECEIVER WITH AUTOMATIC DIGITAL TUNING.
JPS5422111A (en) 2-dimensional automatic equalizer
JPS5215226A (en) Color demodulation circuit
AU3204277A (en) Noise eliminating circuit foran a. m. receiver
JPS5422110A (en) 2-dimensional automatic equalizer
JPS526011A (en) Data transmission equipment
JPS5292417A (en) Line identificating method and transmission and reception unit
JPS5369512A (en) Data multiplying system on pcm data transmission
JPS53103353A (en) Automatic equalizing system
JPS5286702A (en) Automatic equalizer system
JPS5343456A (en) Automatic equalizer
JPS5432049A (en) Automatic equalizer
JPS5372501A (en) Interference pulse reducing device for fm stereo receiver
JPS5345911A (en) Timing signal extraction circuit
JPS52113112A (en) Data transmission and reception system
JPS5225610A (en) Dropout compensation circuit
JPS52136505A (en) Automatic fault restoration system for loop transmission system
JPS52149411A (en) Multiplex orthogonal modulation and demodulation system
JPS548908A (en) Correstion system of delay detection error
JPS5397747A (en) Two-way autoamtic equalization system
JPS5345913A (en) Timing signal extraction circuit
JPS5269511A (en) Test pattern generator
JPS52134312A (en) Group delayed distortion automatic equalizing system
JPS5329056A (en) Automatic phase control circuit