JPS5427749A - Dynamic address converter - Google Patents

Dynamic address converter

Info

Publication number
JPS5427749A
JPS5427749A JP9315777A JP9315777A JPS5427749A JP S5427749 A JPS5427749 A JP S5427749A JP 9315777 A JP9315777 A JP 9315777A JP 9315777 A JP9315777 A JP 9315777A JP S5427749 A JPS5427749 A JP S5427749A
Authority
JP
Japan
Prior art keywords
dynamic address
address converter
page addresses
conversion
availability
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9315777A
Other languages
Japanese (ja)
Inventor
Yutaka Katsumata
Kazuyuki Shimizu
Saburo Kaneda
Naoki Matsumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9315777A priority Critical patent/JPS5427749A/en
Publication of JPS5427749A publication Critical patent/JPS5427749A/en
Pending legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE: To achieve dynamic address conversion by providing a register in which conversion couples of logical page addresses and actual page addresses and bits indicating the availability of each couple are stored.
COPYRIGHT: (C)1979,JPO&Japio
JP9315777A 1977-08-03 1977-08-03 Dynamic address converter Pending JPS5427749A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9315777A JPS5427749A (en) 1977-08-03 1977-08-03 Dynamic address converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9315777A JPS5427749A (en) 1977-08-03 1977-08-03 Dynamic address converter

Publications (1)

Publication Number Publication Date
JPS5427749A true JPS5427749A (en) 1979-03-02

Family

ID=14074701

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9315777A Pending JPS5427749A (en) 1977-08-03 1977-08-03 Dynamic address converter

Country Status (1)

Country Link
JP (1) JPS5427749A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5878223A (en) * 1981-11-04 1983-05-11 Nec Corp Input and output processing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5878223A (en) * 1981-11-04 1983-05-11 Nec Corp Input and output processing method

Similar Documents

Publication Publication Date Title
JPS5296517A (en) Memory unit
JPS5395528A (en) Character display unit
JPS5427749A (en) Dynamic address converter
JPS5474632A (en) Data processor
JPS53139939A (en) Memory addressing method
JPS5427751A (en) Dynamic address converter for channel
JPS5415620A (en) Buffer memory unit
JPS5438726A (en) Display unit
JPS5416939A (en) Address conversion system
JPS52146527A (en) Computer
JPS5436144A (en) Address conversion unit
JPS5235947A (en) Information processing unit for imaginary memory system
JPS5562576A (en) Information processing unit with address conversion function
JPS5390838A (en) Microprogram memory unit
JPS52149924A (en) Address converter
JPS5387132A (en) Address converter circuit of magnetic file equipment
JPS5436141A (en) Information transfer system
JPS5424549A (en) Memory address converter
JPS53102641A (en) Data conversion unit
JPS51124334A (en) Information processing unit
JPS53115139A (en) Character signal generator
JPS5265627A (en) Address conversion system
JPS5219033A (en) Address converter
JPS5398742A (en) Buffer memory circuit
JPS5430750A (en) Logic device