JPS5437459A - Receiver circuit - Google Patents

Receiver circuit

Info

Publication number
JPS5437459A
JPS5437459A JP10272477A JP10272477A JPS5437459A JP S5437459 A JPS5437459 A JP S5437459A JP 10272477 A JP10272477 A JP 10272477A JP 10272477 A JP10272477 A JP 10272477A JP S5437459 A JPS5437459 A JP S5437459A
Authority
JP
Japan
Prior art keywords
receiver circuit
output
received signal
shaping circuit
circuit output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10272477A
Other languages
Japanese (ja)
Inventor
Yasuhiko Makiura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10272477A priority Critical patent/JPS5437459A/en
Publication of JPS5437459A publication Critical patent/JPS5437459A/en
Pending legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

PURPOSE: To eliminate the noise for the receiving signal synchronizing with the rise of the received signal by constituting the receiver circuit with the first FF which uses the shaping circuit output of the received signal and the timing pulse for the input plus the second FF which uses the output of the first FF and shaping circuit output for the input respectively.
COPYRIGHT: (C)1979,JPO&Japio
JP10272477A 1977-08-29 1977-08-29 Receiver circuit Pending JPS5437459A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10272477A JPS5437459A (en) 1977-08-29 1977-08-29 Receiver circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10272477A JPS5437459A (en) 1977-08-29 1977-08-29 Receiver circuit

Publications (1)

Publication Number Publication Date
JPS5437459A true JPS5437459A (en) 1979-03-19

Family

ID=14335206

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10272477A Pending JPS5437459A (en) 1977-08-29 1977-08-29 Receiver circuit

Country Status (1)

Country Link
JP (1) JPS5437459A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5039451A (en) * 1973-08-10 1975-04-11

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5039451A (en) * 1973-08-10 1975-04-11

Similar Documents

Publication Publication Date Title
JPS52132723A (en) Solid state pick up unit
JPS5386108A (en) Impulse noise limiting circuit
JPS5435666A (en) Timing extraction system
JPS5387123A (en) Information processing unit
JPS5428559A (en) Signal delay device
JPS5437459A (en) Receiver circuit
JPS53139456A (en) Clock driver circuit
JPS5325346A (en) Digital delay circuit
JPS5324256A (en) Fulse formation circuit square signal
JPS52119276A (en) Delayed synchronizing pulse generator
JPS547828A (en) Balanced reception circuit
JPS53141007A (en) Video signal transmitter
JPS53117956A (en) Timing signal generator
JPS524136A (en) Bus connection device
JPS5386556A (en) Noise compensating circuit
JPS52125216A (en) Synchronous signal transmission system
JPS53117925A (en) Frequency control circuit
JPS5341967A (en) Wave form shaping circuit
JPS5439532A (en) Input and output circuit of isolation type
JPS53148253A (en) Sequence check circuit
JPS5437624A (en) Phase calibration system of facsimile equipment
JPS53118324A (en) Synchronization device
JPS5382226A (en) Noise eliminating circuit
JPS5387113A (en) Signal decision circuit system
JPS5317256A (en) Noise elimination circuit