JPS5454559A - Automatic equalizer - Google Patents

Automatic equalizer

Info

Publication number
JPS5454559A
JPS5454559A JP12089477A JP12089477A JPS5454559A JP S5454559 A JPS5454559 A JP S5454559A JP 12089477 A JP12089477 A JP 12089477A JP 12089477 A JP12089477 A JP 12089477A JP S5454559 A JPS5454559 A JP S5454559A
Authority
JP
Japan
Prior art keywords
waveform
output
information
correct
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12089477A
Other languages
Japanese (ja)
Other versions
JPH0318368B2 (en
Inventor
Tadao Ogawa
Masanori Arai
Kiyoshi Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP12089477A priority Critical patent/JPS5454559A/en
Publication of JPS5454559A publication Critical patent/JPS5454559A/en
Publication of JPH0318368B2 publication Critical patent/JPH0318368B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To reduce the number of the voltage identifiers constituting parallel type A-D converter, by providing 2 to 2m-2 sets of voltage identifiers parallelly inputting m sets of signals. CONSTITUTION:Taking the number of input signals as 4, the input signal of the automatic equalizer is inputted to the 1 time slot delay elements 1a to 1d, and each output is fed to the adder 3 via the variable gain control circuits 2b to 2e. The equalized waveform output of the adder 3 is inputted to the voltage identifiers 11a to 11d and output is made for the error magnetism [(b) not used for correct information other than the hatched parts (B)] error polarity effective information (c) and signal polarity (a). Further, the waveform (c) can know the correctness of the waveform (b) for the information. Accordingly, if the exclusive logical sums 8a to 8c output (d) with the waveforms (a) and (b) is correct, the waveform (f) picking up with the clock CLK for the waveform (c) is read in with DFF 13a to 13e, and if not correct, the output (d) is not read in. The information before is used as it is and the circuits 2a to 2e are controlled.
JP12089477A 1977-10-11 1977-10-11 Automatic equalizer Granted JPS5454559A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12089477A JPS5454559A (en) 1977-10-11 1977-10-11 Automatic equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12089477A JPS5454559A (en) 1977-10-11 1977-10-11 Automatic equalizer

Publications (2)

Publication Number Publication Date
JPS5454559A true JPS5454559A (en) 1979-04-28
JPH0318368B2 JPH0318368B2 (en) 1991-03-12

Family

ID=14797613

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12089477A Granted JPS5454559A (en) 1977-10-11 1977-10-11 Automatic equalizer

Country Status (1)

Country Link
JP (1) JPS5454559A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6069908A (en) * 1983-08-11 1985-04-20 シツプ−ソシエタ・イタリア−ナ・ペル・レセルチツイオ・テレフオニコ・ピ−・ア− Adaptive equalizer for digital signal affected by distortion with time change charcteristic
JPS6286926A (en) * 1985-10-03 1987-04-21 ジ−メンス・アクチエンゲゼルシヤフト Adaptive transversal equalizer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924338A (en) * 1972-06-27 1974-03-04

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924338A (en) * 1972-06-27 1974-03-04

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6069908A (en) * 1983-08-11 1985-04-20 シツプ−ソシエタ・イタリア−ナ・ペル・レセルチツイオ・テレフオニコ・ピ−・ア− Adaptive equalizer for digital signal affected by distortion with time change charcteristic
JPS6286926A (en) * 1985-10-03 1987-04-21 ジ−メンス・アクチエンゲゼルシヤフト Adaptive transversal equalizer

Also Published As

Publication number Publication date
JPH0318368B2 (en) 1991-03-12

Similar Documents

Publication Publication Date Title
GB1493555A (en) Decoding circuit for binary data
JPS56160157A (en) Bit clock reproducing circuit
GB1257157A (en)
US3999171A (en) Analog signal storage using recirculating CCD shift register with loss compensation
GB1257066A (en)
JPS5454559A (en) Automatic equalizer
ATE267T1 (en) CIRCUIT ARRANGEMENT FOR SUPPRESSING TRANSMISSION EQUIPMENT FOR DIGITAL SIGNALS, IN PARTICULAR FOR MAKING HIGH-FREQUENCY INTERFERENCE PULSE OF ANY POLARITY.
US2913675A (en) Pulse width modulator
GB1477967A (en) Digital electrocardiogram waveform generator
US4312073A (en) Spectrum converter for analog signals
GB1400784A (en) Shift register
US2916209A (en) Digital-to-analog converter
GB1141181A (en) A system for compensating time delay between signals
JPS56132043A (en) Bit clock reproducing circuit
SU683003A1 (en) Shift register
SU577673A1 (en) Number-to-frequency converter
RU1780090C (en) Multiplying pulse-width modulator
SU443387A1 (en) Computer Firmware Device
SU903865A1 (en) Controllable arithmetic module
SU1487152A2 (en) GENERATOR OF RANDOM STRESSES
SU515143A1 (en) Magnetic information recorder
SU1417189A1 (en) Follow-up a-d converter
SU1645954A1 (en) Random process generator
SU513376A1 (en) Device for generating signaling signals of the group of analog magnetographs
SU643868A1 (en) Computer