JPS5460802A - Preset receiving device - Google Patents

Preset receiving device

Info

Publication number
JPS5460802A
JPS5460802A JP12853877A JP12853877A JPS5460802A JP S5460802 A JPS5460802 A JP S5460802A JP 12853877 A JP12853877 A JP 12853877A JP 12853877 A JP12853877 A JP 12853877A JP S5460802 A JPS5460802 A JP S5460802A
Authority
JP
Japan
Prior art keywords
memory
address
nonvolatile
mode
erasion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12853877A
Other languages
Japanese (ja)
Other versions
JPS5840851B2 (en
Inventor
Yoshinosuke Nagata
Kazuyoshi Tsukamoto
Makoto Yamada
Hiroshi Kutsuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP52128538A priority Critical patent/JPS5840851B2/en
Publication of JPS5460802A publication Critical patent/JPS5460802A/en
Publication of JPS5840851B2 publication Critical patent/JPS5840851B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

PURPOSE: To enable reception of the same broadcast even at the rethrow-in time of the power source by installing the nonvolatile memory to memorize the address to the data memory.
CONSTITUTION: Nonvolatile address memory 112 which memorizes the addresses designated through preset channel selection switch 105 and band selector switch 104 is provided along with control circuit 108 which sets memory 112 to the erasion, writing and reading modes respectively. Circuit 108 sets memory 112 once to the erasion mode in response to switch 104 and 105, to the writing mode to write in the address and then to the reading mode respectively. And with this output, the address is designated to nonvolatile data memory 107 in which the analog qunatity equivalent to the tuning voltage is memorized
COPYRIGHT: (C)1979,JPO&Japio
JP52128538A 1977-10-24 1977-10-24 preset receiver Expired JPS5840851B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52128538A JPS5840851B2 (en) 1977-10-24 1977-10-24 preset receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP52128538A JPS5840851B2 (en) 1977-10-24 1977-10-24 preset receiver

Publications (2)

Publication Number Publication Date
JPS5460802A true JPS5460802A (en) 1979-05-16
JPS5840851B2 JPS5840851B2 (en) 1983-09-08

Family

ID=14987221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52128538A Expired JPS5840851B2 (en) 1977-10-24 1977-10-24 preset receiver

Country Status (1)

Country Link
JP (1) JPS5840851B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0487666U (en) * 1990-11-30 1992-07-30

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5093004A (en) * 1973-12-17 1975-07-24
JPS50149202A (en) * 1974-05-20 1975-11-29
JPS5123125A (en) * 1974-08-20 1976-02-24 Matsushita Electric Industrial Co Ltd Jikihetsudo

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5093004A (en) * 1973-12-17 1975-07-24
JPS50149202A (en) * 1974-05-20 1975-11-29
JPS5123125A (en) * 1974-08-20 1976-02-24 Matsushita Electric Industrial Co Ltd Jikihetsudo

Also Published As

Publication number Publication date
JPS5840851B2 (en) 1983-09-08

Similar Documents

Publication Publication Date Title
JPS5456701A (en) Preset receiving device
JPS56136054A (en) Function assigning circuit
JPS5267201A (en) Station selecting unit
JPS5460802A (en) Preset receiving device
AU511726B2 (en) Inserting an address signal ina video signal
AU504640B2 (en) Receiver channel tuning with memory rewrite
AU521383B2 (en) Cache memory command circuit
JPS5442961A (en) Receiver
JPS5460803A (en) Preset receiving device
JPS55166389A (en) Character broadcast receiver
JPS57164481A (en) Storage device
JPS5634283A (en) Character broadcast receiving unit
JPS55104118A (en) Channel selection unit
JPS5211831A (en) Memory control unit
JPS5523647A (en) Channel selection unit
JPS5694820A (en) Presetting circuit of receiving device
JPS5616991A (en) Semicondcutor memory unit
JPS5570140A (en) Receiving device
JPS5459001A (en) Preset receiving device
JPS5453824A (en) Program channel selection unit
JPS54116968A (en) Time limit device
JPS53138601A (en) Preset-type tuning device
JPS6478087A (en) Television character broadcasting receiver
JPS5715595A (en) Memory switch circuit
JPS5414601A (en) Channel selector