JPS5515566A - Read system for doubled file - Google Patents

Read system for doubled file

Info

Publication number
JPS5515566A
JPS5515566A JP8853778A JP8853778A JPS5515566A JP S5515566 A JPS5515566 A JP S5515566A JP 8853778 A JP8853778 A JP 8853778A JP 8853778 A JP8853778 A JP 8853778A JP S5515566 A JPS5515566 A JP S5515566A
Authority
JP
Japan
Prior art keywords
read
counter
data
value
doubled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8853778A
Other languages
Japanese (ja)
Inventor
Kiyotaka Hirakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP8853778A priority Critical patent/JPS5515566A/en
Publication of JPS5515566A publication Critical patent/JPS5515566A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To obtain rapidly file data by requesting separate mass storage units to read out data from doubled file of both the storage units and by using data read out first.
CONSTITUTION: On receiving a read request from doubled files, read method 1 sends out read instruction in the order of a queue to set initial value 1 to additional-number counter 11 and then transfers the value to read additional-number counters 12 and 13 by opening gate circuit 31. Once a read from the 1st mass storage units ends, gate 32 is made open to make a comparison between values of counters 11 and 12 by comparator circuit 21 and when the both are equal each other, value 1 from real-number generating circuit 22 is added 23 to that of counter 11 to stored the result in counter again. Method 1 transfers the update number of counter 11 to counter 12 and sends a read request to the 1st memory unit. After a read from the 2nd memory unit ends, the comparator circuit makes a comparison between values of counters 11 and 13 and when the value of counter 13 is less, this data is ignored because it has been read in yet, thereby sending a read request for the initial data of the next queue.
COPYRIGHT: (C)1980,JPO&Japio
JP8853778A 1978-07-20 1978-07-20 Read system for doubled file Pending JPS5515566A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8853778A JPS5515566A (en) 1978-07-20 1978-07-20 Read system for doubled file

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8853778A JPS5515566A (en) 1978-07-20 1978-07-20 Read system for doubled file

Publications (1)

Publication Number Publication Date
JPS5515566A true JPS5515566A (en) 1980-02-02

Family

ID=13945582

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8853778A Pending JPS5515566A (en) 1978-07-20 1978-07-20 Read system for doubled file

Country Status (1)

Country Link
JP (1) JPS5515566A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55115152A (en) * 1979-02-26 1980-09-04 Nec Corp Double recording data readout system for magnetic disc unit
JPH02262490A (en) * 1989-04-03 1990-10-25 Nippon Solid Co Ltd Method for mooring underwater floating structure

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55115152A (en) * 1979-02-26 1980-09-04 Nec Corp Double recording data readout system for magnetic disc unit
JPH02262490A (en) * 1989-04-03 1990-10-25 Nippon Solid Co Ltd Method for mooring underwater floating structure

Similar Documents

Publication Publication Date Title
JPS5543688A (en) Fourier conversion device
JPS5337345A (en) Collecting and treating system for digital data
JPS5333023A (en) Hierarchically-structured memory system
JPS54161854A (en) Input/output control system for information processor
JPS53102635A (en) Access system for memory unit
JPS5545169A (en) Memory unit
JPS56169298A (en) Memory backup system
JPS533140A (en) Data transfer system
JPS55118170A (en) Memory access device
JPS5412652A (en) Method and apparatus for data transmission
JPS5289438A (en) Request selection device
JPS5320744A (en) Slot access data transfer system
JPS52110537A (en) Multiple data processing system
JPS5733472A (en) Memory access control system
ES8103407A1 (en) Data processing system
JPS5562576A (en) Information processing unit with address conversion function
Avram LSP and library network services in the future.
JPS5617424A (en) Data transfer system
JPS5687875A (en) System for preparing simulation model
JPS54122046A (en) Address match and memory protection system
JPS5437644A (en) Information processing system
JPS5250655A (en) Master station device for data highway
JPS54134529A (en) Information processing system
JPS5368951A (en) Time count information conversion system
JPS5335342A (en) Information memory system