JPS5518725A - Information control system - Google Patents
Information control systemInfo
- Publication number
- JPS5518725A JPS5518725A JP9030078A JP9030078A JPS5518725A JP S5518725 A JPS5518725 A JP S5518725A JP 9030078 A JP9030078 A JP 9030078A JP 9030078 A JP9030078 A JP 9030078A JP S5518725 A JPS5518725 A JP S5518725A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- selective
- signal line
- gate
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE: To make it possible to check definitely whether double delection should be made or not, by inhibiting any unit from sending an interruption signal while the controller of an information control system is sending selective signal out.
CONSTITUTION: Controller 1, when selecting one of units 2 to 4, sends an address out to interface line 8. This address is simultaneously sent out to interface circuits 5 of units 2 to 4. Each circuit 5 collates the sent address with its own unit number and in case of a coincidence, selective coincidence signal line 11 changes into "1". Selective signal line 12 is normally "1" and when no selective signal is sent, the interruption signal of interruption signal line 13 is sent out to signal line 9 by way of AND gate 7 and OR gate 6. However, once the selective signal is sent out from controller 1, selective signal line 12 changes into "0" to turn AND gate 7 OFF, thereby inhibiting the transmission of the interruption signal to signal line 9.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9030078A JPS5518725A (en) | 1978-07-24 | 1978-07-24 | Information control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9030078A JPS5518725A (en) | 1978-07-24 | 1978-07-24 | Information control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5518725A true JPS5518725A (en) | 1980-02-09 |
| JPS5756736B2 JPS5756736B2 (en) | 1982-12-01 |
Family
ID=13994678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9030078A Granted JPS5518725A (en) | 1978-07-24 | 1978-07-24 | Information control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5518725A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60132889U (en) * | 1984-02-16 | 1985-09-05 | 株式会社 カネロン | masking tape |
| JPS61136462A (en) * | 1984-12-05 | 1986-06-24 | Kowa Kagaku Kogyo Kk | Masking method |
| JPH0394969U (en) * | 1990-01-08 | 1991-09-27 |
-
1978
- 1978-07-24 JP JP9030078A patent/JPS5518725A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5756736B2 (en) | 1982-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5463634A (en) | Bus controller | |
| JPS56140452A (en) | Memory protection system | |
| JPS5752249A (en) | Information transmitting method of loop transmission system | |
| JPS5518725A (en) | Information control system | |
| JPS5326632A (en) | Common memory control unit | |
| JPS5435628A (en) | Display unit | |
| JPS5231629A (en) | Data communiction system | |
| JPS5494845A (en) | Bus control unit for data delivery unit | |
| JPS542612A (en) | Fault-protective circuit of signal transmitter | |
| JPS5215241A (en) | Bus test control system for data processing system | |
| JPS53106535A (en) | System control system | |
| JPS57189760A (en) | Restarting method of tracking system | |
| JPS5528165A (en) | Exclusive control unit | |
| JPS5238845A (en) | Reexecution system of data transfer | |
| JPS55105725A (en) | Multiplex data processing system | |
| JPS5574622A (en) | Information transfer unit | |
| JPS5317235A (en) | Terminal control system | |
| JPS56107689A (en) | Connection control system of automatic exchange | |
| JPS533033A (en) | Code branching system for intelligent terminal unit | |
| JPS5347240A (en) | Control system for intermediate buffer | |
| JPS5230358A (en) | Switching method in the multiple system | |
| JPS5353929A (en) | Memory system | |
| JPS5336148A (en) | Interruption system | |
| JPS5539966A (en) | Memory device | |
| JPS5491028A (en) | Memory control system of multiprocessor system |