JPS5520003A - Frame synchronous system - Google Patents
Frame synchronous systemInfo
- Publication number
- JPS5520003A JPS5520003A JP9142878A JP9142878A JPS5520003A JP S5520003 A JPS5520003 A JP S5520003A JP 9142878 A JP9142878 A JP 9142878A JP 9142878 A JP9142878 A JP 9142878A JP S5520003 A JPS5520003 A JP S5520003A
- Authority
- JP
- Japan
- Prior art keywords
- state transition
- latch
- address
- decided
- rom503
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 title abstract 3
- 230000007704 transition Effects 0.000 abstract 5
- 101100524645 Toxoplasma gondii ROM5 gene Proteins 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To secure the flexibility to the specifications change and the like through a simple sircuit constitution by transmitting the frame step-out signals from the latch in case the state transition information of the decided address is out of synchronism. CONSTITUTION:The information based on the pull-in state transition is written previously into read-only-memory ROM503. And the address of ROM503 to be transferred next is decided based on the decision signal given from exclusive OR gate 502 which decides the synchronous signal of the arriving synchronous signals and the state transition information read out previously from ROM503 and held in latch 504. And then the state transition informaton of the decided address of ROM5 is held in latch 504. In case the state transition information of the decided address is out of synchronism, the frame step-out signals are transmitted from latch 504. In such way, the flexibility is secured to the specifications change and the like with a simple circuit constitution.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9142878A JPS5520003A (en) | 1978-07-28 | 1978-07-28 | Frame synchronous system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9142878A JPS5520003A (en) | 1978-07-28 | 1978-07-28 | Frame synchronous system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5520003A true JPS5520003A (en) | 1980-02-13 |
| JPS5758820B2 JPS5758820B2 (en) | 1982-12-11 |
Family
ID=14026094
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9142878A Granted JPS5520003A (en) | 1978-07-28 | 1978-07-28 | Frame synchronous system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5520003A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57133211A (en) * | 1981-02-09 | 1982-08-17 | Toyobo Co Ltd | Production of hollow fiber of cellulose ester |
-
1978
- 1978-07-28 JP JP9142878A patent/JPS5520003A/en active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57133211A (en) * | 1981-02-09 | 1982-08-17 | Toyobo Co Ltd | Production of hollow fiber of cellulose ester |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5758820B2 (en) | 1982-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1236494A (en) | Improvements in or relating to phase difference detectors | |
| FR2189796B1 (en) | ||
| GB1517181A (en) | Data receiving apparatus | |
| EP0111262A3 (en) | Output multiplexer having one gate delay | |
| JPS5520003A (en) | Frame synchronous system | |
| JPS5247342A (en) | Real time simulation system of input/output unit | |
| JPS5415620A (en) | Buffer memory unit | |
| JPS5513585A (en) | Frame synchronizing circuit | |
| JPS54140813A (en) | Frame synchronization system | |
| JPS55127750A (en) | Transmission and receiving control circuit | |
| JPS57191753A (en) | Register controlling system | |
| JPS54154911A (en) | Data transmission system | |
| JPS54823A (en) | Display control system for ruled line pattern | |
| JPS57137938A (en) | Data processor | |
| JPS5659352A (en) | Signal selective circuit | |
| JPS56116349A (en) | Information transmission system | |
| JPS5680945A (en) | Two-way signal transmitter | |
| GB1515835A (en) | Checking of operation in a pcm exchange | |
| JPS51113523A (en) | False sampling data detection and correction system | |
| JPS57159322A (en) | Information processor | |
| JPS52140246A (en) | Information processing unit | |
| JPS57176516A (en) | Pcm signal device | |
| JPS573479A (en) | Synchronizing circuit | |
| JPS5620362A (en) | Error information system | |
| JPS5798174A (en) | Semiconductor storage device |