JPS5520565A - Computer system - Google Patents

Computer system

Info

Publication number
JPS5520565A
JPS5520565A JP9342578A JP9342578A JPS5520565A JP S5520565 A JPS5520565 A JP S5520565A JP 9342578 A JP9342578 A JP 9342578A JP 9342578 A JP9342578 A JP 9342578A JP S5520565 A JPS5520565 A JP S5520565A
Authority
JP
Japan
Prior art keywords
program
message
oup
inp
processes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9342578A
Other languages
Japanese (ja)
Inventor
Yoshihiro Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP9342578A priority Critical patent/JPS5520565A/en
Publication of JPS5520565A publication Critical patent/JPS5520565A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To secure the easy execution of the program containing the critical region with limitation by providing the test-and-set order with conditions and then transmitting the data from the input unit to the output unit.
CONSTITUTION: Program INP possesses message buffer MB in main memory MM and operates through the multiple programing system to put the message into MB from input unit IN. And program OUP draws out and processes the message and then delivers it to output unit OUT. Both INP and OUP operate under the control of the system. Then the test-and-set order with conditions is provided to carry out the data transmission from unit IN to OUT. Thus the overlap or lack of the transmission information which is caused between the processes and by lapse of time can be prevented.
COPYRIGHT: (C)1980,JPO&Japio
JP9342578A 1978-07-31 1978-07-31 Computer system Pending JPS5520565A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9342578A JPS5520565A (en) 1978-07-31 1978-07-31 Computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9342578A JPS5520565A (en) 1978-07-31 1978-07-31 Computer system

Publications (1)

Publication Number Publication Date
JPS5520565A true JPS5520565A (en) 1980-02-14

Family

ID=14081939

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9342578A Pending JPS5520565A (en) 1978-07-31 1978-07-31 Computer system

Country Status (1)

Country Link
JP (1) JPS5520565A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59188613A (en) * 1983-04-11 1984-10-26 Narumo Kagaku Kikai Kenkyusho:Kk Rough and fine moving device of manipulator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59188613A (en) * 1983-04-11 1984-10-26 Narumo Kagaku Kikai Kenkyusho:Kk Rough and fine moving device of manipulator

Similar Documents

Publication Publication Date Title
JPS56129950A (en) Information processor
JPS647232A (en) Inference processor
JPS5520565A (en) Computer system
JPS5322340A (en) Microprogram system
JPS53127248A (en) Composite computer system
JPS5523504A (en) Message communication system in multi-processor
JPS539434A (en) Data processor system
JPS5429534A (en) Adding system of optional functions to composite terminal
JPS5544662A (en) Input/output program control unit
JPS5374857A (en) Data processor
JPS54145447A (en) Input-output control system
JPS5394836A (en) Data process system
JPS5557967A (en) Timer coincidence method for multiple-computer system
JPS5697124A (en) Connection disconnection system for terminal device
JPS54114945A (en) Information processing system
JPS5421230A (en) Data processing system
JPS54148329A (en) Buffer memory control system and information processor containing buffer memory
JPS5373934A (en) Data exchange control system
JPS5478643A (en) Read/write processing method for input/output device
JPS52141152A (en) Data collection system
JPS54136145A (en) Data transfer control unit
JPS5559551A (en) Information processor
JPS54109343A (en) Microprogram load system
JPS54133042A (en) Direct memory access system in multi processor
JPS5419622A (en) Control system for response confirmation