JPS5523643A - Data transmission system - Google Patents

Data transmission system

Info

Publication number
JPS5523643A
JPS5523643A JP9632578A JP9632578A JPS5523643A JP S5523643 A JPS5523643 A JP S5523643A JP 9632578 A JP9632578 A JP 9632578A JP 9632578 A JP9632578 A JP 9632578A JP S5523643 A JPS5523643 A JP S5523643A
Authority
JP
Japan
Prior art keywords
inhibit
data transmission
signal
data
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9632578A
Other languages
Japanese (ja)
Other versions
JPS589618B2 (en
Inventor
Hiroshi Kobayashi
Kiyoshi Urui
Hiroyuki Takeya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP9632578A priority Critical patent/JPS589618B2/en
Publication of JPS5523643A publication Critical patent/JPS5523643A/en
Publication of JPS589618B2 publication Critical patent/JPS589618B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To enable to avoid the simultaneous transmission of data from a plurality of terminal units with minimized number of terminals, by using the specific address information predetermined at the terminal unit and giving the priority of data transmission numerically. CONSTITUTION:In transmiiting the data from an arbitrary terminal unit 2, at the timing specific to this address, the inhibit signal to inhibit the data transmission of other terminal units is transmitted to the inhibit line 4. Thus, the unit 2 incorporates the timing generation circuit 5, and the inhibit signal from the terminal INH is fed to the main circuit via the inverter 20 as the data output request inhibit signal S7, resulting in inhibiting the data transmission. Further, the signal S7 is given to the counter 11 via the OR gate 16 as the clear signal S2 and stops the count operation until the inhibit signal transmitted from other terminal units is released.
JP9632578A 1978-08-08 1978-08-08 Data transmission method Expired JPS589618B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9632578A JPS589618B2 (en) 1978-08-08 1978-08-08 Data transmission method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9632578A JPS589618B2 (en) 1978-08-08 1978-08-08 Data transmission method

Publications (2)

Publication Number Publication Date
JPS5523643A true JPS5523643A (en) 1980-02-20
JPS589618B2 JPS589618B2 (en) 1983-02-22

Family

ID=14161848

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9632578A Expired JPS589618B2 (en) 1978-08-08 1978-08-08 Data transmission method

Country Status (1)

Country Link
JP (1) JPS589618B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3209037A1 (en) * 1981-03-13 1982-09-23 Hitachi, Ltd., Tokyo METHOD AND ARRANGEMENT FOR SELF-CONTROL IN A DISTRIBUTED PRIORITY COLLISION

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3209037A1 (en) * 1981-03-13 1982-09-23 Hitachi, Ltd., Tokyo METHOD AND ARRANGEMENT FOR SELF-CONTROL IN A DISTRIBUTED PRIORITY COLLISION

Also Published As

Publication number Publication date
JPS589618B2 (en) 1983-02-22

Similar Documents

Publication Publication Date Title
ES8201379A1 (en) Rapid message transmission system between computers
JPS5636709A (en) Numerical control system
JPS5523643A (en) Data transmission system
JPS5531320A (en) Package draw-out information system
ES454340A1 (en) System for information transfer between peripheral circuits and a central unit
JPS56149627A (en) Fault informing system among plural devices
JPS6491235A (en) Control system for counter circuit
JPS5745653A (en) Multiplex output collation system
ES8103407A1 (en) Data processing system
JPS5733472A (en) Memory access control system
JPS5643850A (en) Intermultiplexer communication control system
JPS5636736A (en) Buffer control system
JPS5659336A (en) Bus system input/output unit
JPS5620362A (en) Error information system
JPS5750378A (en) Control system of data processor
JPS55162144A (en) Assigning circuit for number of digits of transmitted data
JPS52140246A (en) Information processing unit
JPS5315723A (en) Priority selection circuit
JPS55150032A (en) Data transfer system
JPS5339022A (en) Information process unit
JPS5664546A (en) Calling system for terminal unit
JPS57157303A (en) Numerical control system
JPS5773438A (en) Bus control system
JPS56103587A (en) Remote monitor control device
JPS57101926A (en) Data transferring circuit