JPS5525840A - Decoder circuit - Google Patents
Decoder circuitInfo
- Publication number
- JPS5525840A JPS5525840A JP9792378A JP9792378A JPS5525840A JP S5525840 A JPS5525840 A JP S5525840A JP 9792378 A JP9792378 A JP 9792378A JP 9792378 A JP9792378 A JP 9792378A JP S5525840 A JPS5525840 A JP S5525840A
- Authority
- JP
- Japan
- Prior art keywords
- units
- circuit
- circuits
- bits
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To decrease considerably the number of the memory elements with a simple circuit constitution. CONSTITUTION:The 1st circuits E1-E4 decode the optional k(2) bits of the address signal composed of n(8) bits, and 2nd circuit E5 of 2<n-k>(64) sets decode the rest n-k(6) bits of the address signal. In addition, 3rd circuit E7 is provided which receives the output of circuit E5 and comprises four units of circuit elements using output PW1-PW4 of four units (2<k> units) of circuits E1-E4 as the power source each. Now 2<k>(4) units are selected among addresses 2<n>(256) through circuits E5, E6 and E9, and 2<k>(4) units are selected through circuits E1-E4. As a result, all addresses of 2<n>(256) units can be selected, thus decreasing a considerable amount of the element number as well as reducing the occupied area.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9792378A JPS5525840A (en) | 1978-08-11 | 1978-08-11 | Decoder circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9792378A JPS5525840A (en) | 1978-08-11 | 1978-08-11 | Decoder circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5525840A true JPS5525840A (en) | 1980-02-23 |
Family
ID=14205201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9792378A Pending JPS5525840A (en) | 1978-08-11 | 1978-08-11 | Decoder circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5525840A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59104553A (en) * | 1982-11-01 | 1984-06-16 | ベツクマン・インストルメンツ・インコ−ポレ−テツド | Method and reagent for determining peroxide and its precursor |
| JPS6059588A (en) * | 1983-09-12 | 1985-04-05 | Hitachi Ltd | Semiconductor storage device |
| JPS61237294A (en) * | 1985-04-12 | 1986-10-22 | Hitachi Ltd | Dynamic type ram |
-
1978
- 1978-08-11 JP JP9792378A patent/JPS5525840A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59104553A (en) * | 1982-11-01 | 1984-06-16 | ベツクマン・インストルメンツ・インコ−ポレ−テツド | Method and reagent for determining peroxide and its precursor |
| JPS6059588A (en) * | 1983-09-12 | 1985-04-05 | Hitachi Ltd | Semiconductor storage device |
| JPS61237294A (en) * | 1985-04-12 | 1986-10-22 | Hitachi Ltd | Dynamic type ram |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS55129847A (en) | Access system of memory unit | |
| JPS55150179A (en) | Semiconductor memory unit | |
| JPS55149545A (en) | Receiver for individual selection and call-out | |
| JPS5592012A (en) | Variable delay circuit | |
| JPS5525840A (en) | Decoder circuit | |
| JPS55105760A (en) | Memory control unit | |
| JPS5611506A (en) | Sequence controller | |
| JPS5415620A (en) | Buffer memory unit | |
| JPS5740793A (en) | Memory circuit | |
| JPS5466732A (en) | Data buffer control unit in data transfer unit | |
| JPS5668847A (en) | Data processor | |
| JPS54136243A (en) | Address conversion circuit | |
| JPS573471A (en) | Decoder | |
| JPS53117337A (en) | Address qualifying circuit | |
| JPS5371773A (en) | Sequence controller | |
| JPS5399732A (en) | Memory constituting method | |
| JPS52107733A (en) | Memory unit | |
| JPS6432496A (en) | Read-only memory | |
| JPS5294040A (en) | Data processing unit | |
| JPS52149924A (en) | Address converter | |
| JPS57157165A (en) | Pattern generator | |
| JPS54142018A (en) | Memory control system | |
| JPS5338939A (en) | Variable bit length shift register unit | |
| JPS54158829A (en) | Semiconductor memory device | |
| JPS5441628A (en) | Semiconductor memory unit |