JPS5525849A - Refresh control circuit - Google Patents
Refresh control circuitInfo
- Publication number
- JPS5525849A JPS5525849A JP9826578A JP9826578A JPS5525849A JP S5525849 A JPS5525849 A JP S5525849A JP 9826578 A JP9826578 A JP 9826578A JP 9826578 A JP9826578 A JP 9826578A JP S5525849 A JPS5525849 A JP S5525849A
- Authority
- JP
- Japan
- Prior art keywords
- signal line
- refresh
- flop
- flip
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 235000008733 Citrus aurantifolia Nutrition 0.000 abstract 1
- 235000011941 Tilia x europaea Nutrition 0.000 abstract 1
- 239000004571 lime Substances 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To decrease the hard quantity necessary for the time supervisory or the like as well as to prevent the performance lowering for the external unit by controlling the refresh based on only the presence or absence of the access given from outside. CONSTITUTION:When an access request is given from the external unit via signal line 12, flip-flop 13 is set and the access request indication signal is transmitted to signal line 16 from output terminal S to discontinue the refresh action of refresh circuit 10. In case no access request is given, flip-flop 13 is reset and the level of logic ''1'' is transmitted to signal line 17 from output terminal R to set flip-flop 14. The clock pulse sent from signal line 11 is supplied to flip-flop 14 from terminal S via delay circuit 15 and signal lime 18, and the refresh action signal is transmitted to signal line 19 from terminal S. Circuit 10 gives advance to the refresh address and gives an access to the memory element via signal line 21.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9826578A JPS5525849A (en) | 1978-08-14 | 1978-08-14 | Refresh control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9826578A JPS5525849A (en) | 1978-08-14 | 1978-08-14 | Refresh control circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5525849A true JPS5525849A (en) | 1980-02-23 |
Family
ID=14215105
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9826578A Pending JPS5525849A (en) | 1978-08-14 | 1978-08-14 | Refresh control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5525849A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5722899U (en) * | 1980-07-15 | 1982-02-05 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5421228A (en) * | 1977-07-19 | 1979-02-17 | Fujitsu Ltd | Refresh system |
-
1978
- 1978-08-14 JP JP9826578A patent/JPS5525849A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5421228A (en) * | 1977-07-19 | 1979-02-17 | Fujitsu Ltd | Refresh system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5722899U (en) * | 1980-07-15 | 1982-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5690483A (en) | Address buffer circuit | |
| JPS55105891A (en) | Refresh system for dynamic memory | |
| EP0109504A3 (en) | Protection system for storage and input/output facilities and the like | |
| JPS5599522A (en) | Combustion controller | |
| JPS5525849A (en) | Refresh control circuit | |
| JPS57147193A (en) | Address buffer | |
| JPS57129537A (en) | Programmable array circuit | |
| JPS56145587A (en) | Selective control circuit of dynamic memory | |
| JPS57179979A (en) | Clock signal generating circuit | |
| JPS5760584A (en) | Memory circuit | |
| JPS54150045A (en) | Memory circuit | |
| JPS6419580A (en) | Dual port memory circuit | |
| JPS5624592A (en) | Time setting system | |
| JPS5769588A (en) | Memort circuit | |
| JPS57167196A (en) | Memory circuit | |
| JPS5515531A (en) | Malfunction prevention circuit of microcomputer | |
| JPS5337337A (en) | Refresh control system for memory unit | |
| JPS5353930A (en) | Input and output control system | |
| JPS5368138A (en) | Interrupt priority determining circuit | |
| JPS54112471A (en) | Remote control system | |
| JPS54142025A (en) | Address system | |
| JPS5475254A (en) | Microprogram control system | |
| JPS54109327A (en) | Display recorder | |
| JPS57150221A (en) | On and off detecting circuit of switch | |
| JPS5461844A (en) | Refresh control system |