JPS5539910A - Integrating comparing system for digital differential analyzer - Google Patents
Integrating comparing system for digital differential analyzerInfo
- Publication number
- JPS5539910A JPS5539910A JP10848978A JP10848978A JPS5539910A JP S5539910 A JPS5539910 A JP S5539910A JP 10848978 A JP10848978 A JP 10848978A JP 10848978 A JP10848978 A JP 10848978A JP S5539910 A JPS5539910 A JP S5539910A
- Authority
- JP
- Japan
- Prior art keywords
- output
- value
- adder
- register
- result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Measurement Of Current Or Voltage (AREA)
Abstract
PURPOSE: To set a predetermined value at a register in case the result of computing to a some value is only required, compare it with the computing result, and stop the operation when they coincide with each other.
CONSTITUTION: As input of the adder AD2, the output of the multiplier MUL and the content of the register RY are given. Since the preceding output result of the adder AD2 is stored in the register RY, in the adder AD2, the sum of the content of the register RY Yi-1 and the increment ΔYi from the multiplier MUL is added to the product of the scaling value of SΣΔYi and the operation result is obtained by the division quadrature method. To the output of the adder AD2, the judging circuit JD for judging and detecting the particular value produced in a output value at the output side is added, and the detecting output thereof maintains the output value of the hold circuit HD to stop the operation of the address counter CUA and enforcedly stop the operation of the arithmetic circuit OP.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10848978A JPS5539910A (en) | 1978-09-06 | 1978-09-06 | Integrating comparing system for digital differential analyzer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10848978A JPS5539910A (en) | 1978-09-06 | 1978-09-06 | Integrating comparing system for digital differential analyzer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5539910A true JPS5539910A (en) | 1980-03-21 |
Family
ID=14486052
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10848978A Pending JPS5539910A (en) | 1978-09-06 | 1978-09-06 | Integrating comparing system for digital differential analyzer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5539910A (en) |
-
1978
- 1978-09-06 JP JP10848978A patent/JPS5539910A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS54117646A (en) | Computer | |
| JPS5330241A (en) | Arithmetic unit | |
| JPS5663649A (en) | Parallel multiplication apparatus | |
| JPS5624645A (en) | Decimal multiplication system | |
| JPS53138667A (en) | A/d converter circuit | |
| JPS57168349A (en) | Pipeline computer | |
| JPS5595148A (en) | Binary arithmetic circuit | |
| JPS6484333A (en) | Divider | |
| JPS57196351A (en) | Floating point multiplying circuit | |
| JPS556670A (en) | Multiplication processor | |
| JPS60235241A (en) | Floating point adding circuit | |
| JPS57755A (en) | Information processor | |
| JPS57162030A (en) | Multiplying and dividing circuit | |
| JPS5690343A (en) | Data normalization device | |
| JPS5750060A (en) | Memory controlling circuit | |
| JPS55116143A (en) | Data processor | |
| JPS5588137A (en) | Factorial processing system | |
| JPS5539904A (en) | Integration comparing system of digital differential analyzer | |
| JPS5617435A (en) | Dividing circuit device | |
| JPS5694436A (en) | Division error detecting system | |
| JPS54136148A (en) | Rotary arithmetic unit for rectangular coordinates | |
| JPS57206964A (en) | Multiplier/divider | |
| JPS5591027A (en) | Information processor | |
| JPS55108051A (en) | Buffer system for data in multiplier | |
| JPS5582353A (en) | Multiplication and division operation system |