JPS5567805A - Numerical value control unit - Google Patents

Numerical value control unit

Info

Publication number
JPS5567805A
JPS5567805A JP14089678A JP14089678A JPS5567805A JP S5567805 A JPS5567805 A JP S5567805A JP 14089678 A JP14089678 A JP 14089678A JP 14089678 A JP14089678 A JP 14089678A JP S5567805 A JPS5567805 A JP S5567805A
Authority
JP
Japan
Prior art keywords
gate
opened
control unit
inty
intx
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14089678A
Other languages
Japanese (ja)
Inventor
Mitsuo Kawamata
Takao Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fanuc Corp
Original Assignee
Fanuc Corp
Fujitsu Fanuc Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fanuc Corp, Fujitsu Fanuc Ltd filed Critical Fanuc Corp
Priority to JP14089678A priority Critical patent/JPS5567805A/en
Publication of JPS5567805A publication Critical patent/JPS5567805A/en
Pending legal-status Critical Current

Links

Landscapes

  • Numerical Control (AREA)
  • Control By Computers (AREA)

Abstract

PURPOSE:To increase the working efficiency for both the numerical control unit and the working machine by securing the execution of the check and correction of the command data and others in parallel to the normal working control. CONSTITUTION:Processor CPU reads out the data of memory part M2 and then first write the data concerning the interpolation corresponding to the first segment into X and Y axis buffers BX and BY to set register RG. Feed pulse fp is produced by the clock pulse given from clock pulse generator CLG to be applied to interpolators INTX and INTY. At the same time, pulse fp is also applied to counter CNT, and the output is applied to gate A1 after counting of a fixed amount of number. And gate A1 is opened in case the FF of digital output part DOT is set, and then gates A2 and A3 are opened to apply the contents of buffers BX and BY to INTX and INTY. Then interruption signal inr is applied to the CPU when gate A1 is opened.
JP14089678A 1978-11-15 1978-11-15 Numerical value control unit Pending JPS5567805A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14089678A JPS5567805A (en) 1978-11-15 1978-11-15 Numerical value control unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14089678A JPS5567805A (en) 1978-11-15 1978-11-15 Numerical value control unit

Publications (1)

Publication Number Publication Date
JPS5567805A true JPS5567805A (en) 1980-05-22

Family

ID=15279304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14089678A Pending JPS5567805A (en) 1978-11-15 1978-11-15 Numerical value control unit

Country Status (1)

Country Link
JP (1) JPS5567805A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6275712A (en) * 1985-09-28 1987-04-07 Okuma Mach Works Ltd Part-program error detecting system in numerical controller
US7024269B2 (en) 2003-09-10 2006-04-04 Fanuc Ltd Numerical control apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49120090A (en) * 1973-03-28 1974-11-16
JPS505779A (en) * 1973-05-21 1975-01-21
JPS5026979A (en) * 1973-07-12 1975-03-20

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49120090A (en) * 1973-03-28 1974-11-16
JPS505779A (en) * 1973-05-21 1975-01-21
JPS5026979A (en) * 1973-07-12 1975-03-20

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6275712A (en) * 1985-09-28 1987-04-07 Okuma Mach Works Ltd Part-program error detecting system in numerical controller
US7024269B2 (en) 2003-09-10 2006-04-04 Fanuc Ltd Numerical control apparatus

Similar Documents

Publication Publication Date Title
ES486103A1 (en) Data processing system having an integrated stack and register machine architecture.
KR910000363B1 (en) Single chip processor
GB1507523A (en) Pulse gating circuits and internal combustion engine control circuits including such gating circuits
GB734482A (en) Improvements in electronic digital computing machines
GB1537429A (en) Text processing system
SU1622935A1 (en) Asynchronous distributor
JPS5713534A (en) Key input buffer controlling system
SU1156006A1 (en) Device for programmed control
SU739566A1 (en) Digital integrator
RU1798881C (en) Direct current electric drive
JPS558635A (en) Storage device control system
JPS5445550A (en) Digital protection control unit
JPS5631143A (en) Preventing system for program runaway
SU1251075A1 (en) Device for unpacking instructions
JPS5687143A (en) Microcomputer system
SU1647574A1 (en) Program correction device
SU632063A1 (en) Pulse train shaper
SU879781A2 (en) Pulse generator with controllable frequency
SU1541782A1 (en) Code conversion device
GB826613A (en) Improvements in or relating to electronic digital computers
SE7413562L (en)
JPS5776628A (en) Keyboard controller
JPS5582325A (en) Unit for writting time onto main memory
JPS5734252A (en) Microprocessor
JPS5492033A (en) Controlling method for arithmetic processing unit

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051101

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20060126

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20060313

A521 Written amendment

Effective date: 20060501

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20060919

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061002

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20101006

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20111006

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121006

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121006

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131006

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250