JPS5569836A - Channel control system - Google Patents

Channel control system

Info

Publication number
JPS5569836A
JPS5569836A JP14388578A JP14388578A JPS5569836A JP S5569836 A JPS5569836 A JP S5569836A JP 14388578 A JP14388578 A JP 14388578A JP 14388578 A JP14388578 A JP 14388578A JP S5569836 A JPS5569836 A JP S5569836A
Authority
JP
Japan
Prior art keywords
control
channel
memory unit
main memory
peripheral units
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14388578A
Other languages
Japanese (ja)
Other versions
JPS598845B2 (en
Inventor
Nobuhiko Yamagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP14388578A priority Critical patent/JPS598845B2/en
Publication of JPS5569836A publication Critical patent/JPS5569836A/en
Publication of JPS598845B2 publication Critical patent/JPS598845B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To absorb easily a difference in channel control word due to a difference between a central arithmetic processor and main memory unit or that in function between peripheral units, by adding a simple function into a channel.
CONSTITUTION: Input-output bus 1 makes a connection among a central arithmetic processor, main memory unit, and channels 3 and 4. Channel 3 exercises control 5 over channel control words transmitted to and received from the main memory unit, and central control part 6 decides on a needed control method by controlled requests from several channels 4 and read channel control word 5, commands each function block to perform request operation, and also attains input-output control over a buffer and conversion of channel control words to be sent to peripheral units. Further, decision 7 on priority levels of controlled requests to respective channels 4 is made and control part 6 is informed of them on preference basis. Under the time-division general control of channel 3, respective channels 4 perform data input-output processing control of corresponding peripheral units through bus 1.
COPYRIGHT: (C)1980,JPO&Japio
JP14388578A 1978-11-21 1978-11-21 Channel control method Expired JPS598845B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14388578A JPS598845B2 (en) 1978-11-21 1978-11-21 Channel control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14388578A JPS598845B2 (en) 1978-11-21 1978-11-21 Channel control method

Publications (2)

Publication Number Publication Date
JPS5569836A true JPS5569836A (en) 1980-05-26
JPS598845B2 JPS598845B2 (en) 1984-02-28

Family

ID=15349280

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14388578A Expired JPS598845B2 (en) 1978-11-21 1978-11-21 Channel control method

Country Status (1)

Country Link
JP (1) JPS598845B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58105321A (en) * 1981-12-16 1983-06-23 Nec Corp Peripheral controller
JPS5916037A (en) * 1982-04-21 1984-01-27 デイジタル・イクイプメント・コ−ポレ−シヨン Data transfer unit and data processor
JPS59225430A (en) * 1983-06-07 1984-12-18 Fujitsu Ltd Channel processing unit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0281241U (en) * 1988-12-12 1990-06-22

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58105321A (en) * 1981-12-16 1983-06-23 Nec Corp Peripheral controller
JPS5916037A (en) * 1982-04-21 1984-01-27 デイジタル・イクイプメント・コ−ポレ−シヨン Data transfer unit and data processor
JPS59225430A (en) * 1983-06-07 1984-12-18 Fujitsu Ltd Channel processing unit

Also Published As

Publication number Publication date
JPS598845B2 (en) 1984-02-28

Similar Documents

Publication Publication Date Title
JPS5455132A (en) Input-output control system
JPS55153024A (en) Bus control system
JPS5672752A (en) Controller for occupation of common bus line
JPS53134335A (en) Memory control system
JPS5569835A (en) Channel control system
EP0100240A3 (en) System creation method and apparatus
JPS56152038A (en) Data transfer processor
JPS5787261A (en) Congestion control system
JPS53101239A (en) Data transfer control system
JPS54531A (en) Channel control system
JPS54145447A (en) Input-output control system
JPS5498128A (en) Input/output control system
JPS57105021A (en) Input/output device
JPS52149932A (en) Channel interrupt control system
JPS556621A (en) Bus switching control system
JPS5487140A (en) Data transfer control system
JPS5679347A (en) Control device equipped with hierarchical common memory
JPS54121636A (en) Terminal control system
DE3169040D1 (en) Control of a channel connection
JPS5759220A (en) Data transfer system
JPS55140937A (en) Data processing system
JPS53103333A (en) Input/output control system for information processor
JPS5549057A (en) Multi-polling system
JPS5294039A (en) Data transfer control system
JPS5544657A (en) Decentralized control system