JPS55901A - Data buffer control system - Google Patents
Data buffer control systemInfo
- Publication number
- JPS55901A JPS55901A JP12010177A JP12010177A JPS55901A JP S55901 A JPS55901 A JP S55901A JP 12010177 A JP12010177 A JP 12010177A JP 12010177 A JP12010177 A JP 12010177A JP S55901 A JPS55901 A JP S55901A
- Authority
- JP
- Japan
- Prior art keywords
- service
- data
- counter
- buffer
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000872 buffer Substances 0.000 title abstract 5
Abstract
PURPOSE: To control effectively a multistage buffer by using a needed and irreducible number of logic circuits.
CONSTITUTION: Counter 11 is provided which decides on the order of data service factors and service factor memory flags 14 and 15 which correspond to data buffers are set by the counter 11 at every time when each service factor is generated, so that when even either data service factor memory flag 14 or 15 is set, a corresponding service will be started. In addition, this system is provided with a flag for a stand-by in case that the service is in process at that time. Then, counter 21 makes a decision on a buffer to and from which data in process of the service are inputted and outputted, and determines whether the data service factor memory flag should be reset at the time of a operation end, thereby controlling several stages of data buffer in regular order. Further, even if a next service factor is generated before the service operation end, the error is detected.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12010177A JPS5919375B2 (en) | 1977-10-07 | 1977-10-07 | Data buffer control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12010177A JPS5919375B2 (en) | 1977-10-07 | 1977-10-07 | Data buffer control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55901A true JPS55901A (en) | 1980-01-07 |
| JPS5919375B2 JPS5919375B2 (en) | 1984-05-04 |
Family
ID=14777933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12010177A Expired JPS5919375B2 (en) | 1977-10-07 | 1977-10-07 | Data buffer control method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5919375B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60157655A (en) * | 1984-01-28 | 1985-08-17 | Fanuc Ltd | Auxiliary storage device |
| JPS61131526A (en) * | 1984-11-30 | 1986-06-19 | Fujitsu Ltd | Manufacture of semiconductor device |
| JP2024098085A (en) * | 2013-10-16 | 2024-07-19 | 興和株式会社 | Capsicum-containing pharmaceutical composition (5) |
-
1977
- 1977-10-07 JP JP12010177A patent/JPS5919375B2/en not_active Expired
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60157655A (en) * | 1984-01-28 | 1985-08-17 | Fanuc Ltd | Auxiliary storage device |
| JPS61131526A (en) * | 1984-11-30 | 1986-06-19 | Fujitsu Ltd | Manufacture of semiconductor device |
| JP2024098085A (en) * | 2013-10-16 | 2024-07-19 | 興和株式会社 | Capsicum-containing pharmaceutical composition (5) |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5919375B2 (en) | 1984-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS54117640A (en) | Memory address designation system | |
| JPS55901A (en) | Data buffer control system | |
| JPS5577070A (en) | Cash memory control system | |
| JPS52139333A (en) | Data input system for cash register | |
| JPS55157022A (en) | Output circuit for microcomputer | |
| JPS5556235A (en) | Initializing method of terminal controller on decentralized control system | |
| JPS54150049A (en) | Pre-fetch order control system | |
| JPS5527919A (en) | Time setting system | |
| JPS5595157A (en) | Supervisory unit for program getting out of control | |
| JPS54161833A (en) | Signal process system | |
| JPS54117645A (en) | Buffer memory control system | |
| JPS53124034A (en) | Exponent display system | |
| JPS5748130A (en) | Input data correction system | |
| JPS54146542A (en) | Priority deciding device | |
| JPS554611A (en) | System initialization system | |
| JPS5661096A (en) | Error detection system for read only memory electrically erasable | |
| JPS5651075A (en) | Buffer control system of address conversion | |
| JPS5230358A (en) | Switching method in the multiple system | |
| JPS556668A (en) | Interruption processing system of data transfer system | |
| JPS54148453A (en) | Equal-type duplicate data control system | |
| JPS563494A (en) | Defect remedying system for bubble memory | |
| JPS55146532A (en) | Repeat control system | |
| JPS55121524A (en) | Priority control system of electronic computer system | |
| JPS55119751A (en) | Operation system | |
| JPS5475243A (en) | Interrupt processing system |