JPS5651130A - Compensation system for drop-out of digital signal - Google Patents
Compensation system for drop-out of digital signalInfo
- Publication number
- JPS5651130A JPS5651130A JP12772979A JP12772979A JPS5651130A JP S5651130 A JPS5651130 A JP S5651130A JP 12772979 A JP12772979 A JP 12772979A JP 12772979 A JP12772979 A JP 12772979A JP S5651130 A JPS5651130 A JP S5651130A
- Authority
- JP
- Japan
- Prior art keywords
- bits
- drop
- signal
- circuit
- digital signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1806—Pulse code modulation systems for audio signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Noise Elimination (AREA)
Abstract
PURPOSE:To compensate drop-out of the signal rapidly, by using m-number bits and the rest k-number bits out of a prescribed number of bits as information bits and bits for drop-out compensation constituted with bits of the just preceding word respectively. CONSTITUTION:The quantized 10-bit PCM signal and the digital signal where the PCM signal consisting of upper 4 bits from the MSB of the 10-bit PCM signal of the just preceding sampling period is added as bits for drop-out compensation are input to digital signal input terminal 1. When signal drop-out is decided in signal drop-out operation detecting circuit 5, information of bits for drop-out compensation of just preceding word read by memory circuit 6 is supplied to signal drop-out correcting circuit 7, and in this circuit 7, upper 4 bits of the read output signal from memory circuit 4 are substituted with upper 4 bits of information bits of the just preceding word read from memory circuit 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12772979A JPS6011499B2 (en) | 1979-10-03 | 1979-10-03 | Digital signal loss compensation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12772979A JPS6011499B2 (en) | 1979-10-03 | 1979-10-03 | Digital signal loss compensation method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5651130A true JPS5651130A (en) | 1981-05-08 |
| JPS6011499B2 JPS6011499B2 (en) | 1985-03-26 |
Family
ID=14967246
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12772979A Expired JPS6011499B2 (en) | 1979-10-03 | 1979-10-03 | Digital signal loss compensation method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6011499B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6236931A (en) * | 1985-08-09 | 1987-02-17 | Matsushita Electric Ind Co Ltd | Decoding device |
-
1979
- 1979-10-03 JP JP12772979A patent/JPS6011499B2/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6236931A (en) * | 1985-08-09 | 1987-02-17 | Matsushita Electric Ind Co Ltd | Decoding device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6011499B2 (en) | 1985-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5737925A (en) | High-speed hadamard converter | |
| ATE50676T1 (en) | VIDEO SIGNAL LEVEL CONTROL. | |
| JPS5651130A (en) | Compensation system for drop-out of digital signal | |
| EP0102608A3 (en) | Expansion circuit for digital signals | |
| MY115192A (en) | Compensation for truncation error in a digital video signal decoder | |
| JPS56147519A (en) | Digital-to-analog converter | |
| JPS5235968A (en) | Analog digital convertor | |
| ATE64015T1 (en) | DEVICE FOR COMPENSATING QUANTIZATION ERROR. | |
| JPS57180230A (en) | Analog-to-digital conversion circuit | |
| JPS5683154A (en) | Transmission method for pcm data | |
| JPS55158711A (en) | Muting circuit | |
| JPS6484331A (en) | Absolute value circuit | |
| JPS5717265A (en) | Facsimile recording and control system | |
| JPS6443871A (en) | Pcm signal recorder | |
| JPS56109091A (en) | Time slot replacing system | |
| JPS5769513A (en) | Flag recording and reproduction system | |
| JPS5597077A (en) | Memory circuit | |
| JPS5675726A (en) | D-a converter | |
| JPS5511651A (en) | Code error correction device | |
| JPS57201327A (en) | Digital-to-analog converter | |
| JPS5582540A (en) | Analog digital conversion unit | |
| JPS5665569A (en) | Coding system for video signal | |
| JPS5787608A (en) | Offset rejecting system cuased at output of differential amplifier | |
| JPS57170626A (en) | Converting circuit | |
| EP0119716A3 (en) | Coder-decoder and control thereof |