JPS5671896A - Memory constituting method - Google Patents

Memory constituting method

Info

Publication number
JPS5671896A
JPS5671896A JP14747079A JP14747079A JPS5671896A JP S5671896 A JPS5671896 A JP S5671896A JP 14747079 A JP14747079 A JP 14747079A JP 14747079 A JP14747079 A JP 14747079A JP S5671896 A JPS5671896 A JP S5671896A
Authority
JP
Japan
Prior art keywords
memory
line
program
initializing
roms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14747079A
Other languages
Japanese (ja)
Other versions
JPS6218946B2 (en
Inventor
Joji Murakami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14747079A priority Critical patent/JPS5671896A/en
Publication of JPS5671896A publication Critical patent/JPS5671896A/en
Publication of JPS6218946B2 publication Critical patent/JPS6218946B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE: To increase the utilizing efficiency of memory, by making unnecessary ROMs for exclusive use every program, through the provision of initializing lines and the use of the line to RAMs and ROMs.
CONSTITUTION: The memory content 0 or 1 is output according to the read signal R based on the initializing of the line 43, depending on the connection of either one of input terminals 11, 16 of NOR elements 41, 42 of a latch circuit 40 forming the memory cell to the initializing line 43, for the function of ROM. Simultaneously, as far as the line 43 is not initialized, the circuit 40 acts like an RAM. When the cell is used and program is written in as required, exclusive ROM every program is made unnecessary and useless area where no memory is used can be avoided to increase the efficiency of memory usage.
COPYRIGHT: (C)1981,JPO&Japio
JP14747079A 1979-11-14 1979-11-14 Memory constituting method Granted JPS5671896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14747079A JPS5671896A (en) 1979-11-14 1979-11-14 Memory constituting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14747079A JPS5671896A (en) 1979-11-14 1979-11-14 Memory constituting method

Publications (2)

Publication Number Publication Date
JPS5671896A true JPS5671896A (en) 1981-06-15
JPS6218946B2 JPS6218946B2 (en) 1987-04-25

Family

ID=15431105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14747079A Granted JPS5671896A (en) 1979-11-14 1979-11-14 Memory constituting method

Country Status (1)

Country Link
JP (1) JPS5671896A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59178692A (en) * 1983-03-29 1984-10-09 Fujitsu Ltd Information processing device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54136236A (en) * 1978-04-14 1979-10-23 Nec Corp Readout and write-in enable memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54136236A (en) * 1978-04-14 1979-10-23 Nec Corp Readout and write-in enable memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59178692A (en) * 1983-03-29 1984-10-09 Fujitsu Ltd Information processing device

Also Published As

Publication number Publication date
JPS6218946B2 (en) 1987-04-25

Similar Documents

Publication Publication Date Title
JPS5284938A (en) Logic circuit
JPS52142442A (en) Memory circuit
JPS5310253A (en) Fs signal demodulator
JPS57129537A (en) Programmable array circuit
JPS5429534A (en) Adding system of optional functions to composite terminal
JPS5616225A (en) Input selection circuit for microcomputer
JPS52101935A (en) Data transmission method
JPS5289043A (en) Gain control circuit
JPS5295941A (en) Information classification
JPS536776A (en) Hydraulic system
JPS5338918A (en) Converter unit of low picture element density
JPS5266368A (en) Semiconductor logic circuit
JPS53131458A (en) Constant voltage circuit
JPS55105742A (en) Output information generation circuit
JPS52141536A (en) Signal averaging unit by data word length switching
JPS5335136A (en) Stability discrimination in large scale power systems
JPS5354694A (en) Nuclear reactor fuel preparing method
JPS52101457A (en) Control circuit in control type power conversion circuit
JPS5318358A (en) Auto check system
JPS52151491A (en) On-line maintenance system of programable sequence controller
JPS52153629A (en) Memory device
JPS52101391A (en) Nuclear reactor
JPS53126231A (en) Interface control system
JPS52116023A (en) Auto clear circuit
JPS52131131A (en) Load selection breaking system