JPS5674889A - Random access memory - Google Patents
Random access memoryInfo
- Publication number
- JPS5674889A JPS5674889A JP15125279A JP15125279A JPS5674889A JP S5674889 A JPS5674889 A JP S5674889A JP 15125279 A JP15125279 A JP 15125279A JP 15125279 A JP15125279 A JP 15125279A JP S5674889 A JPS5674889 A JP S5674889A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- random access
- access memory
- standby
- pressure reduction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To decrease power consumption at the time of standby by supplying reduced power voltage to a part of RAM. CONSTITUTION:The random access memory equips static type memory cell circuit 31, in which plural cells are arrayed in matrix, address input circuits 32 and 33 which specify the addresses of memory cells, decoder circuits 34 and 35, decoder input circuit 36 which conducts I/O of data to/from memory cells, data output circuit 37, data output control circuit 38, and pressure reduction circuit 39. When power down input PD is high at standby, pressure reduction circuit 39 initiated and reduced voltage is supplied to circuit 31.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15125279A JPS5674889A (en) | 1979-11-20 | 1979-11-20 | Random access memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15125279A JPS5674889A (en) | 1979-11-20 | 1979-11-20 | Random access memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5674889A true JPS5674889A (en) | 1981-06-20 |
Family
ID=15514590
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15125279A Pending JPS5674889A (en) | 1979-11-20 | 1979-11-20 | Random access memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5674889A (en) |
-
1979
- 1979-11-20 JP JP15125279A patent/JPS5674889A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH06282984A (en) | Apparatus and method for electric-power management of dram by self-refreshing | |
| JPS6425398A (en) | Semiconductor memory | |
| JPS563499A (en) | Semiconductor memory device | |
| GB2292029A (en) | Dynamic control of configurable logic | |
| TW344133B (en) | Semiconductor memory | |
| JPS56137589A (en) | Semiconductor storage device | |
| EP0486295A3 (en) | Semiconductor memory device with redundant circuit | |
| EP0376245A3 (en) | Semiconductors memory device provided with an improved redundant decoder | |
| JPS5674888A (en) | Random access memory | |
| JPS525565A (en) | Electric clock circuit | |
| JPS54136239A (en) | Integrated circuit | |
| JPS6446288A (en) | Semiconductor memory device | |
| JPS5674889A (en) | Random access memory | |
| JPS5562588A (en) | Semiconductor memory circuit | |
| TW238387B (en) | Decoding circuit for semiconductor memory device and its process | |
| JPS6472396A (en) | Memory cell | |
| JPS5668988A (en) | Semiconductor memory | |
| JPS5712481A (en) | Semiconductor memory device | |
| JPS5647988A (en) | Semiconductor memory device | |
| JPS5514530A (en) | Refresh control unit | |
| JPS5683899A (en) | Semiconductor memory device | |
| JPS54158829A (en) | Semiconductor memory device | |
| EP0379178B1 (en) | Computer memory controller power saving management | |
| JPS5634189A (en) | Memory circuit | |
| JPS5589986A (en) | Refresh control system |