JPS5694585A - Memory transistor circuit - Google Patents
Memory transistor circuitInfo
- Publication number
- JPS5694585A JPS5694585A JP17073279A JP17073279A JPS5694585A JP S5694585 A JPS5694585 A JP S5694585A JP 17073279 A JP17073279 A JP 17073279A JP 17073279 A JP17073279 A JP 17073279A JP S5694585 A JPS5694585 A JP S5694585A
- Authority
- JP
- Japan
- Prior art keywords
- readout
- transistor
- write
- memory transistor
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
PURPOSE:To avoid mis-write-in in memory transistors which are not yet written in, at readout, by connecting a protection transistor to the source of a memory transistor and making this into nonconductive at readout. CONSTITUTION:A protection transistor 18 is connected in series to the source of an FAMOS type memory transistor 12. Further, at write-in, this protection transistor 18 is conducted and at readout, this is made nonconductive, so that no channel current flows to the memory transistor 12 at readout. For example, by using a circuit shown in Figure, in case of write-in, the control line 17 is controlled to make write-in with conducted transistor 18. Further, in case of readout, the control line 17 is controlled, and with the transistor 18 nonconducted, a readout voltage is fed to the 1st node 9 of the memory transistor selected with the address, column address selection gate line 7 and row address selection gate line 11 for readout.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17073279A JPS5694585A (en) | 1979-12-27 | 1979-12-27 | Memory transistor circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17073279A JPS5694585A (en) | 1979-12-27 | 1979-12-27 | Memory transistor circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5694585A true JPS5694585A (en) | 1981-07-31 |
Family
ID=15910355
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17073279A Pending JPS5694585A (en) | 1979-12-27 | 1979-12-27 | Memory transistor circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5694585A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0586473A4 (en) * | 1991-05-06 | 1994-08-03 | Lattice Semiconductor Corporation | |
| US5898616A (en) * | 1997-05-08 | 1999-04-27 | Oki Electric Industry Co., Ltd. | Semiconductor nonvolatile memory and source circuit for this memory |
| US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
-
1979
- 1979-12-27 JP JP17073279A patent/JPS5694585A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0586473A4 (en) * | 1991-05-06 | 1994-08-03 | Lattice Semiconductor Corporation | |
| US5898616A (en) * | 1997-05-08 | 1999-04-27 | Oki Electric Industry Co., Ltd. | Semiconductor nonvolatile memory and source circuit for this memory |
| US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57127989A (en) | Mos static type ram | |
| GB1502270A (en) | Word line driver circuit in memory circuit | |
| GB1534336A (en) | Semiconductor read only memories | |
| JPS5677980A (en) | Semiconductor memory device | |
| ES461619A1 (en) | Electronically alterable diode logic circuit | |
| JPS5619587A (en) | Memory circuit | |
| JPS5694585A (en) | Memory transistor circuit | |
| JPS5647992A (en) | Nonvolatile semiconductor memory | |
| JPS5562588A (en) | Semiconductor memory circuit | |
| KR950004620B1 (en) | Programmable Nonvolatile Static Memory Cells and Their Memory | |
| JPS57143795A (en) | Nonvolatile semiconductor storage device | |
| JPS55132589A (en) | Semiconductor memory unit | |
| JPS5335337A (en) | Tetrode transistor memory logic cell | |
| JPS57152585A (en) | Nonvolatile semiconductor memory | |
| KR920013467A (en) | Row Decoder Circuit of Nonvolatile Memory | |
| JPS56103536A (en) | Mis output circuit | |
| JPS55101185A (en) | Semiconductor memory device | |
| JPS55160387A (en) | Semiconductor memory | |
| GB1182296A (en) | Electronic Memory. | |
| JPS5651875A (en) | Semiconductor memory device | |
| JPS57176590A (en) | Memory device | |
| JPS5577091A (en) | Read-only memory circuit | |
| JPS5211831A (en) | Memory control unit | |
| JPS5587381A (en) | 1-transistor type mis memory | |
| JPS57200997A (en) | Non-volatile semiconductor memory |