JPS5697A - Signal delay unit - Google Patents

Signal delay unit

Info

Publication number
JPS5697A
JPS5697A JP7202779A JP7202779A JPS5697A JP S5697 A JPS5697 A JP S5697A JP 7202779 A JP7202779 A JP 7202779A JP 7202779 A JP7202779 A JP 7202779A JP S5697 A JPS5697 A JP S5697A
Authority
JP
Japan
Prior art keywords
signal
fed
bias
voltage
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7202779A
Other languages
Japanese (ja)
Other versions
JPS6232558B2 (en
Inventor
Hidehiko Inoue
Masanobu Morishita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7202779A priority Critical patent/JPS5697A/en
Publication of JPS5697A publication Critical patent/JPS5697A/en
Publication of JPS6232558B2 publication Critical patent/JPS6232558B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Networks Using Active Elements (AREA)

Abstract

PURPOSE: To obtain stable delay signal, by cancelling the change in dark current by changing the bias charge injected from the input section, allowing the bias signal component to be constant at all times, even if the dark current is varied with temperature change.
CONSTITUTION: The delay signal is output from the terminal 32 and fed to the gate circuit 36. The gate circuit 36 gates the signal at the reference signal period with the gate pulse formed from the pulse generator 40, and this signal is converted into DC voltage at the integration and storage circuit 37 and fed to the differential amplifier 38. Further, the reference DC voltage to set the bias signal is fed to the amplifier 38 from the reference voltage generating circuit 39. The difference signal of the two input signals is amplified and fed to the first electrode via the terminal 29. Accordingly, if the bias signal component included in the delay signal is changed with the temperature change, the DC voltage of the output of the amplifier 38 is changed with this change to control the first electrode so that the bias signal can be cancelled. As a result, the delay signal in which the bias signal is always constant can be obtained.
COPYRIGHT: (C)1981,JPO&Japio
JP7202779A 1979-06-08 1979-06-08 Signal delay unit Granted JPS5697A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7202779A JPS5697A (en) 1979-06-08 1979-06-08 Signal delay unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7202779A JPS5697A (en) 1979-06-08 1979-06-08 Signal delay unit

Publications (2)

Publication Number Publication Date
JPS5697A true JPS5697A (en) 1981-01-06
JPS6232558B2 JPS6232558B2 (en) 1987-07-15

Family

ID=13477508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7202779A Granted JPS5697A (en) 1979-06-08 1979-06-08 Signal delay unit

Country Status (1)

Country Link
JP (1) JPS5697A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02276097A (en) * 1989-04-17 1990-11-09 Sony Corp Charge transfer device
US7132384B2 (en) 2003-11-14 2006-11-07 Mitsubishi Chemical Corporation Process for producing composite oxide catalyst

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5427780A (en) * 1977-08-02 1979-03-02 Rca Corp Charge coupled device gain control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5427780A (en) * 1977-08-02 1979-03-02 Rca Corp Charge coupled device gain control system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02276097A (en) * 1989-04-17 1990-11-09 Sony Corp Charge transfer device
US7132384B2 (en) 2003-11-14 2006-11-07 Mitsubishi Chemical Corporation Process for producing composite oxide catalyst

Also Published As

Publication number Publication date
JPS6232558B2 (en) 1987-07-15

Similar Documents

Publication Publication Date Title
JPS5762779A (en) Alwave rectifying circuit
JPS6436215A (en) Clamp circuit
JPS5697A (en) Signal delay unit
JPS6473168A (en) Ignition control circuit
JPS5644209A (en) Signal converting circuit
JPS53108736A (en) Amplifier circuit
JPS558656A (en) Sample hold circuit
JPS54154066A (en) Constant-voltage power supply circuit
JPS55621A (en) Delay circuit
JPS5410648A (en) Operation monitor circuit for amplifier
JPS55607A (en) Frequency discriminator
JPS5248922A (en) Variable phase control circuit
JPS56169969A (en) Synchronisum separation circuit
JPS55134404A (en) Adjustment meter
JPS53133321A (en) Gamma circuit
JPS54952A (en) Amplifier
JPS5623007A (en) Amplifier for fine voltage
JPS54115016A (en) Signal processing circuit
JPS5441053A (en) Gain control amplifier
JPS5528160A (en) Servo mechanism
JPS548922A (en) Gain control circuit for chroma signal
JPS52127117A (en) Vided amplifier
JPS5622263A (en) Correction circuit of position signal
JPS5568729A (en) Input circuit with input level decision
JPS5625857A (en) Binary circuit