JPS57106935A - Setting system for channel logical address - Google Patents
Setting system for channel logical addressInfo
- Publication number
- JPS57106935A JPS57106935A JP18355380A JP18355380A JPS57106935A JP S57106935 A JPS57106935 A JP S57106935A JP 18355380 A JP18355380 A JP 18355380A JP 18355380 A JP18355380 A JP 18355380A JP S57106935 A JPS57106935 A JP S57106935A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- addresses
- logical addresses
- logical address
- chp
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To set two kinds of logical address for a 4-channel processor, by giving the channel controller two logical addresses for a noncross call and a cross call mode, and by switching them automatically. CONSTITUTION:When the OS of a system O is operated by a system 1, logical addresses 2 and 3 of a channel processor CHP at a noncross call mode and logical addresses 0 and 1 at a cross call mode are prepared. When the CHP logical addresses 2 and 3 are set in a floating channel address register FCA, the addresses 2 and 3 are given to channel processors 3-2 and 3-3, and when the CHP logical addresses 0 and 1 are set in the FCA, the channel processors 3-2 and 3-3 are given the addresses 0 and 1. Thus, the OS of one system is operated by the other system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18355380A JPS5943773B2 (en) | 1980-12-24 | 1980-12-24 | Channel logical address setting method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18355380A JPS5943773B2 (en) | 1980-12-24 | 1980-12-24 | Channel logical address setting method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57106935A true JPS57106935A (en) | 1982-07-03 |
| JPS5943773B2 JPS5943773B2 (en) | 1984-10-24 |
Family
ID=16137812
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18355380A Expired JPS5943773B2 (en) | 1980-12-24 | 1980-12-24 | Channel logical address setting method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5943773B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008126547A (en) * | 2006-11-21 | 2008-06-05 | National Univ Corp Shizuoka Univ | Wooden structure material that can utilize low-density wood, connection structure using the same, structure using the connection structure, and method for forming the connection structure |
-
1980
- 1980-12-24 JP JP18355380A patent/JPS5943773B2/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008126547A (en) * | 2006-11-21 | 2008-06-05 | National Univ Corp Shizuoka Univ | Wooden structure material that can utilize low-density wood, connection structure using the same, structure using the connection structure, and method for forming the connection structure |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5943773B2 (en) | 1984-10-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU3158777A (en) | Balancing the utilization of i/o system processors | |
| EP0118781A3 (en) | Control flow parallel computer system | |
| AU571836B2 (en) | Inoculum with low water activity for biological control | |
| EP0255186A3 (en) | System and method for parallel processing with mostly functional languages | |
| JPS5427741A (en) | Information processing organization | |
| JPS57106935A (en) | Setting system for channel logical address | |
| DE3584926D1 (en) | TREATMENT OF OEDEMS WITH HIGH PROTEIN CONTENT BY DIRECT APPLICATION OF BENZOPYRON. | |
| JPS53142808A (en) | Control system for multiprocessor | |
| SU849893A1 (en) | Computing system | |
| JPS541020A (en) | Silver halide photographic material | |
| JPS55119724A (en) | Priority selection circuit | |
| JPS53114628A (en) | Io interruption control system | |
| JPS51140454A (en) | Program counter display system for microcomputer | |
| JPS52131436A (en) | Interruption control system | |
| JPS56155453A (en) | Program execution controlling system | |
| AU1024183A (en) | Reducing the calcium concentration of solutions | |
| JPS54534A (en) | Advance control system of instruction in information processor | |
| JPS52136511A (en) | Order waiting automatic camp-on connection system | |
| JPS53140948A (en) | Interrupt processing system | |
| JPS57105045A (en) | Program call control system | |
| JPS5715275A (en) | Paging system in microcomputer | |
| JPS5741753A (en) | Arithmetic device | |
| CA593787A (en) | Method of regenerating sodium sulfite waste liquors | |
| CA2006382A1 (en) | Method of controlling arithmetic pipeline configuration in multiprocessor system | |
| JPS5438730A (en) | Multiple file system |