JPS57179999A - Control system for storage device - Google Patents

Control system for storage device

Info

Publication number
JPS57179999A
JPS57179999A JP56063724A JP6372481A JPS57179999A JP S57179999 A JPS57179999 A JP S57179999A JP 56063724 A JP56063724 A JP 56063724A JP 6372481 A JP6372481 A JP 6372481A JP S57179999 A JPS57179999 A JP S57179999A
Authority
JP
Japan
Prior art keywords
data
error
storage device
read out
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56063724A
Other languages
Japanese (ja)
Other versions
JPS6223899B2 (en
Inventor
Masayuki Oya
Masaaki Inao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56063724A priority Critical patent/JPS57179999A/en
Publication of JPS57179999A publication Critical patent/JPS57179999A/en
Publication of JPS6223899B2 publication Critical patent/JPS6223899B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)

Abstract

PURPOSE: To make the countermeasures for errors easy, by freezing the error if a data read out of a buffer storage device has the error, reading out a correct data from a main storage device and writing the data to the buffer storage device through changing its storage area.
CONSTITUTION: A data read out of a main memory (MM) is separately written in a buffer storage (BS) and when the same data is requested again, the data is read out of the BS immediately for supply without accessing the MM. A block fetch when an error is found in the BS inhibits a bypass route and writes the data in the BS by changing the line with the system of a move-in register and write register, the data is read out and applied to an instruction operand word register. On the other hand, the data having the error is frozen. A correct data corresponding to the data in error is read out of the main storage device and written in the BS with the changed storage area and the cause to the error is investigated by comparing the correct data with the data in error.
COPYRIGHT: (C)1982,JPO&Japio
JP56063724A 1981-04-27 1981-04-27 Control system for storage device Granted JPS57179999A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56063724A JPS57179999A (en) 1981-04-27 1981-04-27 Control system for storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56063724A JPS57179999A (en) 1981-04-27 1981-04-27 Control system for storage device

Publications (2)

Publication Number Publication Date
JPS57179999A true JPS57179999A (en) 1982-11-05
JPS6223899B2 JPS6223899B2 (en) 1987-05-26

Family

ID=13237627

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56063724A Granted JPS57179999A (en) 1981-04-27 1981-04-27 Control system for storage device

Country Status (1)

Country Link
JP (1) JPS57179999A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01119076U (en) * 1988-02-04 1989-08-11
JPH04110771U (en) * 1991-03-08 1992-09-25 一豊 高倉 foil thread

Also Published As

Publication number Publication date
JPS6223899B2 (en) 1987-05-26

Similar Documents

Publication Publication Date Title
GB2271450A (en) Integrated cache SRAM.
US4423479A (en) Cache/disk subsystem with acquire write command
EP0533427B1 (en) Computer memory control system
YU47428B (en) DEVICE FOR INCREASING THE AVAILABILITY OF OPERANDS IN THE DATA PROCESSING SYSTEM
JPS5680872A (en) Buffer memory control system
JPS57179999A (en) Control system for storage device
GB9724033D0 (en) Method and apparatus for controlling shared memory access
JPH04250542A (en) Computer memory system
JPS57189398A (en) Control system for memory system
US4463419A (en) Microprogram control system
TWI760702B (en) Data write system and method
JPS589273A (en) Data processing device
JPS57209545A (en) Data processing system
JPS57189229A (en) Recording and controlling system for career information
JPS57120283A (en) Cash memory control system
JPS55157038A (en) Microprogram control system
JPS5712469A (en) Buffer memory control system
JPS6275856A (en) Nonvolatile memory device
JPS57212606A (en) Magnetic card recording system
JPS57130277A (en) Memory device
JPS5730041A (en) Control system for local memory
JPS5622291A (en) Bit error correction method for memory
JPS5672751A (en) Data transfer buffer unit
JPS5794974A (en) Buffer memory control system
JPS57209553A (en) Information processor