JPS57207461A - Demodulation circuit for digital data - Google Patents
Demodulation circuit for digital dataInfo
- Publication number
- JPS57207461A JPS57207461A JP9244081A JP9244081A JPS57207461A JP S57207461 A JPS57207461 A JP S57207461A JP 9244081 A JP9244081 A JP 9244081A JP 9244081 A JP9244081 A JP 9244081A JP S57207461 A JPS57207461 A JP S57207461A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- counter
- original
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
PURPOSE:To simplify the circuit constitution and to perform accurate demodulation, by demodulating next original data as inverse data from a preceding original data, if a signal inversion interval bridges over a bit cell of the first half of the preceding original data. CONSTITUTION:A clock pulse having a period a half or lower than that of an original digital signal before conversion to two-phase signal is generated from a pulse generating circuit and applied to a counter via a logical circuit taking a reception data A as an input. The counter 7 starts count of the clock pulse of the circuit 2 from the latter half bit cell of the original signal and measures the signal inverting interval of the digital signal converted into the two phase signal. An output differentiating the leading and trailing of the signal A is applied to a terminal R of the counter 7 via an OR gate 10. Every time a value in which the inversion interval bridges over the 1st half bit of the original signal, a JK FF circuit 11 is inverted, and before the counter 7 counts the value of the 1st half bit after the start of count, an output of the circuit 11 is read out for accurate demodulation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9244081A JPS57207461A (en) | 1981-06-15 | 1981-06-15 | Demodulation circuit for digital data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9244081A JPS57207461A (en) | 1981-06-15 | 1981-06-15 | Demodulation circuit for digital data |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS57207461A true JPS57207461A (en) | 1982-12-20 |
Family
ID=14054474
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9244081A Pending JPS57207461A (en) | 1981-06-15 | 1981-06-15 | Demodulation circuit for digital data |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57207461A (en) |
-
1981
- 1981-06-15 JP JP9244081A patent/JPS57207461A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1493555A (en) | Decoding circuit for binary data | |
| JPS57194371A (en) | Doppler radar type vehicle speedometer | |
| JPS57207461A (en) | Demodulation circuit for digital data | |
| GB1507041A (en) | Circuit arrangements for decoding data signals | |
| MX156122A (en) | IMPROVEMENTS IN REGENERATION CIRCUIT OF PERIODIC INSTANTS | |
| GB1504973A (en) | Apparatus and method for converting an asynchronous binary input signal into a binary output signal having transitions synchronous with a clock signal | |
| ES475088A1 (en) | Decoder for binary coded data | |
| JPS57162894A (en) | Clock pulse reproducing circuit | |
| JPS5794915A (en) | Demodulating circuit | |
| SU1058021A1 (en) | Frequency multiplier | |
| JPS57143963A (en) | Data detector | |
| SU1075255A1 (en) | Parallel binary code/unit-counting code translator | |
| SU1283976A1 (en) | Number-to-pulse repetition period converter | |
| JPS5612122A (en) | Pcm signal demodulating circuit | |
| JPS5814107B2 (en) | Received data detection method in data transmission | |
| JPS5710566A (en) | Decoding circuit | |
| JPS55110456A (en) | Modulation method for digital signal and its modulation circuit | |
| SU1495995A1 (en) | Period-to-code converter | |
| JPS5651148A (en) | Code conversion system for data transmission | |
| SU917172A1 (en) | Digital meter of time intervals | |
| SU684767A1 (en) | Arrangement for converting binary code of number into pulse train | |
| JPS57211849A (en) | Bit synchronizing circuit | |
| SU1004956A1 (en) | Time interval train to digital code converter | |
| JPS5792413A (en) | Demodulation system for phase-modulated signal | |
| JPS57164622A (en) | Frequency-voltage converting circuit |